

# IMS1600 IMS1601L CMOS High Performance 64K x 1 Static RAM

#### FEATURES

- INMOS' Very High Speed CMOS
- Advanced Process 1.6 Micron Design Rules
- 64K x 1 Bit Organization
- · 25, 30, 35, 45 and 55 nsec Access Times
- Fully TTL Compatible
- · Separate Data Input & Output
- Three-state Output
- Power Down Function
- Single +5V ± 10% Operation
- 22-Pin, 300-mil DIP (JEDEC Std.)
- 22-Pin Ceramic LCC (JEDEC Std.)
- · 24-Pin, 300-mil SOJ
- Battery Backup Operation 2V Data Retention (L version only)

#### DESCRIPTION


The INMOS IMS1600 is a high performance 64K x 1 CMOS Static RAM. The IMS1600 provides maximum density and speed enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1600 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1600 provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.

The IMS1601L is a low power version offering battery backup data retention operating from a 2 volt supply.

The IMS1600M and IMS1601LM are MIL-STD-883 versions intended for military applications.

#### **BLOCK DIAGRAM**



November 1989

#### PIN CONFIGURATION

## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to Vss2.0 t	o 7.0V
Voltage on Q1.0 to (Vc	c+0.5)
Temperature Under Bias55° C to	125°C
Storage Temperature65° C to	150°C
Power Dissipation	1W
DC Output Current	.25mA
(One Second Duration)	

\*Stresses greater than those listed under \*Absolute Maximum Ratings\* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Voc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
Vih	Input Logic "1" Voltage	2.0		Vcc+0.5	V	All inputs
VIL	Input Logic "0" Voltage	-1.0°		0.8	V	All inputs
TA	Ambient Operating Temperature	0	25	70	°C	400 linear ft/min air flov

\*Vil min = -3 volts for pulse width <20ns, note b.

## DC ELECTRICAL CHARACTERISTICS ( $0^{\circ}C \le Ta \le 70^{\circ}C$ ) ( $Vcc = 5.C \neq \pm 10\%$ )<sup>a</sup>

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lcc1	Average Vcc Power Supply Current		77 70	mA mA	tavav = 25ns and 30ns (PRELIM) tavav = 35, 45 and 55ns
Icc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels) 25		mA	E 2 VIH All other inputs at	
	IMS1601L version		15		VIN S VIL OF 2 VIH
lcc3	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		14	mA	E ≥ (Vcc - 0.2). All other inputs at
	IMS1601L version		2		Vin ≤ 0.2 or ≥ (Vcc - 0.2V)
Icc4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		15	mA	$E \ge (Vcc - 0.2)$ . Inputs cycling at
	IMS1601L version		5		VIN ≤ 0.2 or ≥ (Vcc - 0.2V)
tilk	Input Leakage Current (Any Input)		± 1	μА	Vcc = max ViN = Vss to Vcc
Iolk	Off State Output Leakage Current		± 5	μA	Vcc = max ViN = Vss to Vcc
Vон	Output Logic "1" Voltage	2.4		V	lol = -4mA
Vol	Output Logic "0" Voltage		0.4	V	loн = 8mA

Note a: Icc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded

#### AC TEST CONDITIONS

Input Pulse Levels	Vss to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Reference	ce Levels1.5V
Output Load	See Figure 1

## CAPACITANCE<sup>b</sup> (TA=25°C, f=1 0MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	4	рF	$\Delta V = 0$ to $3V$
Cout	Output Capacitance	7	рF	$\Delta V = 0$ to $3V$

Note b: This parameter is sampled and not 100% tested.



# RECOMMENDED AC OPERATING CONDITIONS (0°C 5 TA 5 70°C) (Vcc = 5.0V ±10%) READ CYCLE<sup>9</sup>

	SYMBOL			IMS 1600-25 PRELIM		160	IMS 1600-30 PRELIM		4S 0-35 1-35	IMS 1600-45 & 1601-45		1601-55		U N 1 T	N O T E
No.	Standard	Alternate		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	S	s
1	telov	lacs	Chip Enable Access Time		25		30		35		45		55	ns	
2	tavav	trc	Read Cycle Time	25		30		35		45	-	55		ns	с
3	tavov	taa	Address Access Time		25		30		35		45		55	ns	d
4	taxox	toн	O/P Hold After Address Change	3		3		5		5		5		ns	
5	<b>t</b> ELQX	t_z	Chip Enable to O/P Active	3	_	3	1	5		5		5		ns	i
6	<b>t</b> EHQZ	tHz	Chip Disable to O/P Inactive	0	15	0	15	0	20	0	25	0	30	ns	f, j
7	<b>TELICCH</b>	teu	Chip Enable to Power Up	0		0		0		0	-	0		ns	j
8	<b>t</b> EHICCL	tPD	Chip Enable to Power Down		25		30		35		45		55	ns	j
		tr	I/P Rise and Fall Times		50		50		50		50		50	ns	e, j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.

Note d: Device is continuously selected; E low.

Note e: Measured between VIL max and VIH min.

Note 1: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between ViH to ViL or VIL to ViH in a monotonic fashion.

Note j: Parameter guaranteed but not tested.





**READ CYCLE 2<sup>c</sup>** 



mos

## **RECOMMENDED AC OPERATING CONDITIONS** (0°C $\leq$ TA $\leq$ 70°C) (Vcc = 5.0V $\pm$ 10%) **WRITE CYCLE 1:** $\overline{W}$ CONTROLLED<sup>g,h</sup>

	SYM	MBOL PARAMETER 1600-25 16		1600	IMS 1600-30 PRELIM		IMS 1600-35 & 1601-35		IMS 1600-45 & 1601-45		IMS 1600-55 & 1601-55		N O T E		
No	Standard	Alternate		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	s	s
9	tAVAV	t WC	Write Cycle Time	25		30		35		45		55		ns	
10	tWLWH	twp	Write Plus Width	20		20		20		20		25		ns	
11	tELWH	tcw	Chip Enable to End of Write			20		30		30		30		ns	
12	t DVWH	tow	Data Setup to End of Write	15		15		15		20		20		ns	
13	tWHDX	t DH	Data Hold after End of Write	0		0		0		0		0		ns	
14	tavwh	tAW	Address Setup End of Write	20		20		25		25		30		ns	
15	tAVWL	t AS	Address Setup to Start of Write	5		5		5		5		5		ns	
16	tWHAX	tWR	Address Hold after End of Write	5		5		5		5		5		ns	
17	tWLQZ	tWZ	Write Enable to Output Disable	0	15	0	15	0	20	0	20	0	25	ns	f,j
18	t WHQX	tow	Write Enable to Output Disable	0		0		0		0		0		ns	i

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E or W must be ≥ VIL during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

# WRITE CYCLE 1



mos

# **RECOMMENDED AC OPERATING CONDITIONS** ( $0^{\circ}C \le Ta \le 70^{\circ}C$ ) (Vcc = 5.0V ±10%) WRITE CYCLE 2: E CONTROLLED<sup>g, h</sup>

	SYMBOL						IMS 1600-30 PRELIM		IMS 1600-35 1601-35		IMS 1600-45 1601-45		IMS 1600-55 1601-55		N O T E
No	Standard	Alternate		MIN			MAX	MIN	MAX	MIN	MAX	MIN	MAX	s	S
19	1AVAV	t WC	Write Cycle Time	25		30		35		45		55		ns	
20	tWLEH	twp	Write Plus Width	20		20		20		20		25		ns	
21	tELEH	tcw	Chip Enable to End of Write	20		20		30		30		30		ns	
22	1 DVEH	tow	Data Setup to End of Write	15		15		15		20		20		ns	
23	tEHDX	t DH	Data Hold after End of Write	0		0		0		0		0		ns	
24	<b>tAVEH</b>	TAW	Address Setup to End of Write	20		20		30		30		30		ns	
25	t EHAX	tWR	Address Hold after End of Write	5		5		5		5		5		ns	
26	1 AVEL	t AS	Address Setup to Start of Write	0		0		0		0		0		ns	
27	tWLQZ	t WZ	Write Enable to Output Disable	0	15	0	15	0	20	0	20	0	25	ns	f,j


Note I: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E or W must be > VIH during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.



Inmos

### **DEVICE OPERATION**

The IMS1600 has two control inputs, Chip Enable (/E) and Write Enable (/W), 16 address inputs (A0 -A15), a data in (D) and a data out (Q).

The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 16 address inputs are decoded to select one memory cell out of 65,536. Read and Write operations on the memory cell are controlled by the /W input. With /E high, the device is deselected, the output is disabled and the power consumption is reduced to less than one-fourth of the active mode power with TTL levels and even lower with CMOS levels.

#### **READ CYCLE**

A read cycle is defined as  $/W \ge V_{H}$  min with  $/E \le V_{L}$ max. Read access time is measured from either /E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by /E going low. As long as address is stable when /E goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

#### WRITE CYCLE

The write cycle of the IMS1600 is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffer will be turned on tELOX after the falling edge of /E (just as in a read cycle). The output buffer is then turned off within tw.cz of the falling edge of /W. During this interval it is possible to have bus contention between devices with D and Q connected together in a common I/O configuration. Therefore input data should not be active until tw.cz to aviod bus contention. WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the output remains in the high impedance state.

#### POWER DISTRIBUTION

mos

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1600. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components, so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capabilitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise

#### TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.

## **DATA RETENTION** (L version only) ( $0^{\circ}C \le T_A \le 70^{\circ}C$ )


SYMBOL	PARAMETER	MIN	ТҮР*	МАХ	UNITS	NOTES
VDR	Data Retention Voltage	2.0			volts	$V_{IN} \le 0.2V$ or $\ge (V_{CC}-0.2V)$ $\vec{E} \ge (V_{CC}-0.2V)$
ICCDR1	Data Retention Current		8	100	μA	V <sub>CC</sub> = 3.0 volts
ICCDR2	Data Retention Current		5	70	μA	V <sub>CC</sub> = 2.0 volts
<sup>t</sup> EHVCCL	Deselect Time (t <sub>CDR</sub> )	0			ns	j, k
t VCCHEL	Recovery Time (t <sub>R</sub> )	tRC			ns	j, k (t <sub>RC</sub> = Read Cycle Time)

\*Typical data retention parameters at 25°C.

Note j: Parameter guaranteed but not tested.


Note k: Supply recovery rate should not exceed 100mV per us from VDR to VCC min.

## LOW V CC DATA RETENTION



inmos

Туре	Package	Lead finish
A	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
Р	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold




# **ORDERING INFORMATION**


DEVIOE	00550	PACKAGE	PART	IUMBER
DEVICE	SPEED	PACKAGE	STANDARD	LOW POWER
	25ns	PLASTIC DIP	IMS1600P-25	
	25ns	CERAMIC DIP	IMS1600S-25	
	25ns	CERAMIC LCC	IMS1600W-25	
	25ns	PLASTIC SOJ	IMS1600E-25	
	30ns	PLASTIC DIP	IMS1600P-30	
	30ns	CERAMIC DIP	IMS1600S-30	
IMS1600	30ns	CERAMIC LCC	IMS1600W-30	
IMS1601L	30ns	PLASTIC SOJ	IMS1600E-30	
MATOUIL	35ns	PLASTIC DIP	IMS1600P-35	IMS1601LP35
	35ns	CERAMIC DIP	IMS1600S-35	IMS1601LS35
	35ns	CERAMIC LCC	IMS1600W-35	IMS1601LW3
	35ns	PLASTIC SOJ	IMS1600E-35	IMS1601LE35
	45ns	PLASTIC DIP	IMS1600P-45	IMS1601LP45
	45ns	CERAMIC DIP	IMS1600S-45	IMS1601LS45
	45ns	CERAMIC LCC	IMS1600W-45	IMS1601LW4
	45ns	PLASTIC SOJ	IMS1600E-45	IMS1601LE45
	55ns	PLASTIC DIP	IMS1600P-55	IMS1601LP55
	55ns	CERAMIC DIP	IMS1600S-55	IMS1601LS55
	55ns	CERAMIC LCC	IMS1600W-55	IMS1601LW55
	55ns	PLASTIC SOJ	IMS1600E-55	IMS1601LE55


O mos


# PACKAGING INFORMATION



Din	Inc	hes	m	m
UIII	Nom	Tol	Nom	Tol
А	.118	.010	2.997	.254
A1	.035	.015	.889	.381
в	.018	.003	.457	.152
81	.060	Тур	1.524	Max
D	1.10	.013	27.94	.330
E	.315	.010	8.001	.254
E1	.295	.015	7.493	.381
e1	.100	.010	2.54	.254
L	.145	.020	3.683	.508










In mos

22 Pin Leadless Chip Carrier







mos