

FEATURES

- · INMOS' Very High Speed CMOS
- · Advanced Process 1.6 Micron Design Rules
- Full Military Temperature Operating Range (-55°C to +125°C)
- MIL-STD-883C Processing
- . 16K x 4 Bit Organization with Output Enable
- · 45, 55, and 70 nsec Access Times
- · Fully TTL Compatible
- · Common Data Input & Output
- · Three-state Output
- · Power Down Function
- Single +5V ± 10% Operation
- · 24-Pin, 300-mil DIP (JEDEC Std.)
- · 28-Pin, 300-mil LCC (JEDEC Std.)
- · Standard Military Drawing version available
- Battery Backup Operation 2V Data Retention (L version only)

IMS1624M IMS1624LM CMOS


High Performance 16K x 4 Static RAM MIL-STD-883C

DESCRIPTION

The INMOS IMS1624M is a high performance 16Kx4 CMOS Static RAM processed in full compliance to MIL-STD-883C and guaranteed to operate over the full military temperature range. The IMS1624M provides maximum density and speed enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1624M features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. The IMS1624M provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode. The IMS1624M also includes an Output Enable (/G) for fast access to data and enhanced bus contention control.

The IMS1624LM is a low power version offering battery backup data retention operating from a 2 volt supply.



ABSOLUTE MAXIMUM RATINGS*

"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

(One output at a time, one second duration)

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Voc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
ViH	Input Logic "1" Voltage	2.0		Vcc+0.5	٧	All inputs
VıL	Input Logic "0" Voltage	-1.0°		0.8	V	All inputs
TA	Ambient Operating Temperature	55	25	125	°C	400 linear ft/min air flow

^{*}Vit min = -3 volts for pulse width <20ns, note b.

DC ELECTRICAL CHARACTERISTICS (-55°C \(\text{TA} \(\text{ +125°C} \) (Vcc = 5.0V \(\text{ 10%} \))a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES		
ICC1	Average Vcc Power Supply Current		100	mA	tavav = tavav (min)		
ICC2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		30	mA	E ≥ Viн . All other inputs at		
1002	IMS1624L version		20		VIN & VIL OF 2 VIH		
lcc3	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		19	mA	Ē ≥ (Vcc - 0.2) . All other inputs at		
	IMS1624L version		8	****	Vin ≤ 0.2 or ≥ (Vcc - 0.2V)		
ICC4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		20	mA	E ≥ (Vcc - 0.2) . Inputs cycling at		
	IMS1624L version		8	IIIA	Vin ≤ 0.2 or ≥ (Vcc - 0.2V)		
litk	Input Leakage Current (Any Input)		±5	μА	Vcc = max Vin = Vss to Vcc		
lork	Off State Output Leakage Current		± 10	μА	Vcc = max Vin = Vss to Vcc		
Vон	Output Logic "1" Voltage	2.4		٧	IOH = -4mA		
VOL	Output Logic "0" Voltage		0.4	٧	IoL = 8mA		

Note a: Icc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded

AC TEST CONDITIONS

Input Pulse LevelsVss to 3V
Input Rise and Fall Times5ns
Input and Output Timing Reference Levels 1.5V
Output LoadSee Figure 1
Input and Output Timing Reference Levels 1.5V

CAPACITANCE^b (Ta=25°C, f=1.0 MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
Cin	Input Capacitance	4	pF	$\Delta V = 0$ to 3V
Cout	Output Capacitance	7	ρF	$\Delta V = 0$ to 3V

Note b: This parameter is sampled and not 100% tested.



RECOMMENDED AC OPERATING CONDITIONS (-55°C £T & £ 125°C) (V cc = 5.0V ±10%) READ CYCLE®

NO.	SYM	BOL	DARAMETER	IMS16	24M-45	IMS16	24M-55	IMS162	24M-70	UNITS	NOTES
100	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	MOTES
1	tELQV	tacs	Chip Enable Access Time		45		55		70	ns	
2	tavav	tric	Read Cycle Time	45		55		70		ns	С
3	tavov	taa	Address Access Time		45		55		70	ns	d
4	tGLOV	toe.	Output Enable Access Time		20		25		30	ns	
5	taxox	tон	Output Hold After Address Change	5		5		5		ns	
6	telox	ħ.z	Chip Enable to Output Active	5		5		5		ns	j
7	tGLOX	talz	Output Enable to Output Active	5		5		5		ns	j
8	tehoz	tHZ	Chip Disable to Output Inactive	0	15	0	20	0	25	ns	f, j
9	tghoz	tonz	Output Disable to Output Inactive	0	15	0	20	0	25	ns	f, j
10	* telicch	teu	Chip Enable to Power Up	0		0		0		ns	j
11	t EHICCL	teo	Chip Enable to Power Down		45		55		70	ns	j
		tτ	Input Rise and Fall Times		50		50		50	ns	e, j


Note c: For READ CYCLE 1 & 2, \overline{W} is high for entire cycle. Note d: Device is continuously selected; \overline{E} low.

Note e: Measured between Vil. max and Vin min.


Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF. Note g: E and W must transition between VIN to VIL or VIL to VIN in a monotonic fashion.

Note i: Parameter quaranteed but not tested.

READ CYCLE 1cd



READ CYCLE 2°



RECOMMENDED AC OPERATING CONDITIONS (-55°C \le TA \le 125°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 1: \overline{W} CONTROLLED^{g,h}

	SYMBOL Standard Alternate		PARAMETER		IMS 1624-45		IMS 1624-55		IS I-70		NOTES
No					MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
12	tAVAV	t WC	Write Cycle Time	40		50		60		ns	
13	tWLWH	twp	Write Pulse Width	30		40		50		ns	
14	tELWH	1 cw	Chip Enable to End of Write	30		40		50		ns	
15	tDVWH	1 DW	Data Setup to End of Write	20		25		30		ns	
16	tWHDX	1 DH	Data Hold after End of Write	0		0		0		ns	
17	taVWH	1 AW	Address Setup to End of Write	30		40		50		ns	
18	tAVWL	t AS	Address Setup to Start of Write	0		0		0		ns	
19	tWHAX	t WR	Address Hold after End of Write	0		0		0		ns	
20	tWLQZ	1 WZ	Write Enable to Output Disable	0	15	0	20	0	25	ns	f,j
21	tWHQX	tow	O/P Active after end of Write	0		0		0		ns	i,j

WRITE CYCLE 2: E CONTROLLED9,h

	SYM	SYMBOL			IMS 1624-45		IS I-55	IMS 1624-70		UNITS	NOTES
No	Standard	Alternate		MIN	MAX	MIN	MAX	MIN	MAX	O. C.	Notes
22	IAVAV	1 WC	Write Cycle Time	40		50		60		ns	
23	tWLEH	1 WP	Write Pulse Width	30		40		50		ns	
24	TELEH	1 CW	Chip Enable to End of Write	30		40		50		ns	
25	tDVEH	t DW	Data Setup to End of Write	20		25		30		ns	
26	1EHDX	t DH	Data Hold after End of Write	0		0		0		ns	
27	tAVEH	1 AW	Address Setup to End of Write	30		40		50		ns	
28	†EHAX	tWR	Address Hold after End of Write	0		0		0		ns	
2 9	†AVEL	1 AS	Address Setup to Start of Write	0		0		0		ns	
30	1WLQZ	1 WZ	Write Enable to Output Disable	0	15	0	20	0	25	ns	13

WRITE CYCLE 3: Fast Write, Outputs Disabled9,h

	SYMBOL		PARAMETER	IMS 1624-45		1MS 1624-55		1624		UNITS	NOTES
No	Standard	Alternate	TANAMETER.	MIN	MAX	MIN	MAX	MIN	MAX		
31	TAVAV	1 WC	Write Cycle Time	25		30		35		ns	
32	tWLWH	1 WP	Write Pulse Width	20		25		30		ns	
33	tDVWH	t DW	Data Setup to End of Write	20		25		30		ns	
34	1WHDX	t DH	Data Hold after End of Write	0		0		0		ns	
35	tAVWH	1 AW	Address Setup to End of Write	20		25		30		ns	
36	tWHAX	twn	Address Hold after End of Write	5		5		5		ns	
37	tAVWL	1 AS	Address Setup to Start of Write	0		0		0		ns	

Note 1: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E, G and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.


Note h: E or W must be ≥ Viн during address transitions.

Note i: If W is low when E goes low, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested.



WRITE CYCLE 1



DEVICE OPERATION

The IMS1624M has three control inputs, Chip Enable (/E), Output Enable (/G) and Write Enable (/W), 14 address inputs (A0 -A13), and four Data I/O pins.

The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 14 address inputs are decoded to select one 4-bit word out of 16,384. Read and Write operations on the memory cells are controlled by the /W and/G inputs. With /E high, the device is deselected, the outputs are disabled and the power consumption is reduced to less than one-fourth of the active mode power with TTL levels and even lower with CMOS levels.

READ CYCLE

A read cycle is defined as $NV \ge VIH min with /E and /G \le VIH max$. Read access time is measured from the latter of either /E or /G going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E and /G are low. The outputs remain active throughout READ CYCLE 1 and are valid at the specified address access time. The address inputs may change at access time and long as /E and /G remain low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by the latter of /E or /G going low. As long as address is stable when /E goes low, valid data is at the outputs at the latter of specified Chip Enable Access or Output Enable Access times. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITECYCLE

The write cycle of the IMS1624M is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffers are turned on telox after the falling edge of /E if/G is already low (just as in a read cycle). The output buffers are then turned off within twLoz of the falling edge of /W. During this interval it is possible to have bus contention between devices with common I/O configurations. Therefore input data should not be active until twLoz. To aviod bus contention, the /G input can be held high throughout the write operation.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active (if /G is low). The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the outputs remain in the high impedance state.

WRITE CYCLE 3 waveform shows a write cycle controlled by /W, with /G high and /E low throughout the cycle. As the outputs will not become active during this operation, maximum data bandwidth is provided by allowing very short write cycles and eliminating any bus contention considerations.



POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1624M. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum.

Current transients associated with the operation of any high speed device have very high frequency components, so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger capacitor to eliminate low frequency ripple should be placed near the edge connection where the power traces meet the backplane power. The larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area to provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.

TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like lowimpedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.


DATA RETENTION (L version only) (-55°C \leq T_A \leq 125°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
VDR	Data Retention Voltage	2.0			volts	VIN ≤ 0.2V or ≥ (VCC-0.2V) E ≥ (VCC-0.2V)
ICCDR1	Data Retention Current		15	1200	μА	V _{CC} = 3.0 volts
ICCDR2	Data Retention Current		10	800	μА	V _{CC} = 2.0 volts
† EHVCCL	Deselect Time (t _{CDR})	0			ns	j, k
TVCCHEL	Recovery Time (t _R)	tRC			ns	j, k (t _{RC} = Read Cycle Time)

*Typical data retention parameters at 25°C. Note i: Parameter guaranteed but not tested


Note k: Supply recovery rate should not exceed 100mV per µS from VDB to VCC min.

LOW V CC DATA RETENTION



Type	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
P	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
T	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold

FIGURE 1. OUTPUT LOAD



TRUTH TABLE

E	W	G	1/0	MODE
Н	х	X	HI-Z	Standby (Isb)
L	Н	Н	HI-Z	Output Disable
L	Н	L	Dout	Read
L	L	X	Din	Write


Standard Military Drawing version available, see SMD Reference Guide

ORDERING INFORMATION

DEVIOE	SPEED	PACKAGE	PART NUMBER				
DEVICE	SPEED FACRAGE		STANDARD	LOW POWER			
IMS 1624M IMS1624LM	45ns 45ns 55ns 55ns 70ns 70ns	CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC	IMS1624S-45M IMS1624N-45M IMS1624S-55M IMS1624N-55M IMS1624N-70M IMS1624N-70M	IMS1624LS45M IMS1624LN45M IMS1624LS55M IMS1624LN55M IMS1624LS70M IMS1624LN70M			



PACKAGING INFORMATION



28 Pin Leadless Chip Carrier

Dim	Inches		mm		Notes
	Nom	Tol	Nom	Tol	Notes
Α	.071	.007	1.803	.178	
81	.025	.003	.635	.076	
D	.550	.010	13.970	.254	
E	.350	.010	8.890	.254	
e1	.050	.002	1.270	.051	

