

IMS1820 CMOS High Performance 64K x 4 Static RAM

FEATURES

- INMOS' Very High Speed CMOS
- Advanced Process 1.2 Micron Design Rules
- · 64K x 4 Bit Organization
- 25, 30, 35 and 45 ns Address Access Times
- · 25, 30, 35 and 45 ns Chip Enable Access Times
- · Fully TTL Compatible
- · Common Data Input and Outputs
- · Three-state Outputs
- 24 Pin 300-mil DIP, SOJ and 28 Pin LCC
- Single +5V ± 10% Operation
- Power Down Function

DESCRIPTION

The INMOS IMS1820 is a high performance 64Kx4 CMOS Static RAM. The IMS1820 allows speed enhancements to existing 64K x 4 applications with the additional benefit of reduced power consumption.

The IMS1820 features fully static operation requiring no external clocks or timing strobes, with equal access and cycle times. Additionally, the IMS1820 provides a Chip Enable function (/E) that can be used to place the device into a low power standby mode.

The IMS1820E is an extended temperature version pending military qualification of the IMS1820M.

PIN CONFIGURATION

	_				A7	AB	NC	Voc
	1 2 4 5 6 7 8 9 10 11 12	24 21 20 10 10 18 17 16 15 14 13		48 49 410 411 412 414 414 414 418 418 5		14		
C)IP a	and SC	L(C	HIF	2
					(CAR	IAI	FF

LOGIC SYMBOL

BLOCK DIAGRAM



PIN NAMES

A A	ADDRESS INPUTS	Vcc F	OWER (+5V)
W	WRITE ENABLE	Vss	GROUND
10-10	DATA IN/OUT		
E	CHIP ENABLE		

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to Vss2.0 to 7.	οv
Voltage on I/O1.0 to (Vcc+0.5	iV)
Temperature Under Bias	°C
Storage Temperature65° C to 150	°C
Power Dissipation1	W
DC Output Current	۱A
(One output at a time, one second duration)	

"Stresses greater than those listed under "Absolute Maximum Rabings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended pendos may alflect reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
ViH	Input Logic "1" Voltage	2.0		Vcc + 0.5	V	All inputs
Vil	Input Logic "0" Voltage	-0.5 °		0.8	V	All inputs
Ta	Ambient Operating Temperature	0		70	°C	400 linear ft/min air flow

 $^{\circ}$ VIL min = -3.0V for pulse width < 10ns, note b

DC ELECTRICAL CHARACTERISTICS (0°C 5 TA 5 70°C) (Vcc = 5.0V ± 10%)^a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
Icci	Average Vcc Power Supply Current		120	mA	tavav = tavav (min)
Icc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		30	mA	E1 ≥ Viн or E2≤ViL. All other inputs at ViN ≤ ViL or ≥ Viн
Icc3	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		10	mA	E1 \geq (Vcc - 0.2V) or E2 \leq 0.2V. All other inputs at ViN \leq 0.2 or \geq (Vcc - 0.2V)
Icc4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		15	mA	E1 ≥ (Vcc - 0.2V) or E2 ≤ 0.2V. Inputs cycling at VIN ≤ 0.2 or ≥ (Vcc - 0.2V)
lilk	Input Leakage Current (Any Input)		±1	μA	Vcc = max VIN = Vss to Vcc
Iolk	Off State Output Leakage Current		±10	µА	Vcc = max VIN = Vss to Vcc
Уон	Output Logic "1" Voltage	2.4		v	юн ≖ -4mA
Vol	Output Logic "0" Voltage		0.4	v	Iol = 8mA

Note a: Icc is dependent on output loading and cycle rate, the specified values are obtained with the outputs unloaded.

AC TEST CONDITIONS

Input Pulse Levels	
Input Rise and Fall Times5ns	
Input and Output Timing Reference Levels1.5V	
Output LoadSee Figure 1	

CAPACITANCE^b (TA=25°C, f=1.0 MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	4	pF	$\Delta V = 0$ to $3V$
Cour	Output Capacitance	4	pF	$\Delta V = 0$ to $3V$

Note b: This parameter is sampled and not 100% tested.



RECOMMENDED AC OPERATING CONDITIONS ($0^{\circ}C \le T_{A} \le 70^{\circ}C$) (Vcc = 5.0V ±10%) **READ CYCLE**⁹

	SYMB	OL	PARAMETER		IMS IMS 1820- 1820- 25 30		AS 20- 10	IMS 1820- 35		IMS 1820- 45		U N I T	N O T E
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	s	S
1	t ELQV	t ACS	Chip Enable Access Time		25		30		35		45	ns	
2	t AVAV	1 RC	Read Cycle Time	25		30		35		45		ns	С
3	t AVQV	1 AA	Address Access Time		25		30		35		45	ns	d
4	1 AXQX	tон	O/P Hold After Addr's Ch'ge	3		3		3		3		ns	
5	t ELQX	tLZ	Chip Enable to O/P Active	3		3		3		3		ns	
6	t EHQZ	tHZ	Chip Disable to O/P Inactive	0	12	0	15	0	15	0	20	ns	f,j
7	t ELICCH	t pu	Chip Enable to Power Up	0		0		0		0		ns	j
8	t EHICCL	tPD	Chip Enable to Power Down		30		30		30		30	ns	j
		tΤ	Input Rise and Fall Times		50		50		50		50	ns	e,j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.

Note d: Device is continuously selected; E low.

Note e: Measured between Vill max and ViH min.

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between ViH to ViL or ViL to ViH in a monotonic fashion.

Note j: Parameter guaranteed but not tested.



READ CYCLE 2°



in**mos**

IMS1820

RECOMMENDED AC OPERATING CONDITIONS ($0^{\circ}C \le TA \le 70^{\circ}C$) (Vcc = 5.0V ±10%) WRITE CYCLE 1: W CONTROLLED^{g.h'}

	SYM	BOL	IMS 1820- 25		IMS 1820- 25		IMS 1820- 30		AS 20-	IMS 1820-			N O T F
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	S	s
9	tAVAV	1 WC	Write Cycle Time	25		30		35		45		ns	
10	t WLWH	t wp	Write Pulse Width	20		25		30		40		ns	
11	telwh	tcw	Chip Enable to End of Write	20		25		30		40		ns	
12	tDVWH	tow	Data Setup to End of Write	10		12		15		20		ns	
13	tWHDX	t DH	Data Hold after End of Write	0		0		0		0		ns	
14	tavwh	t AW	Address Setup to End of Write	20		25		30		40		ns	
15	1AVWL	t AS	Address Setup to Start of Write	0		0		0		0		ns	
16	tWHAX	t WR	Address Hold after End of Write	2		2		0		0		ns	
17	tWLQZ	t WZ	Write Enable to Output Disable	0	10	0	10	0	15	0	20	ns	fi
18	tWHQX	tow	Output Active After End of Write	5		5		5		5		ns	i

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E, or W must be ≥ Vi⊢ during address transitions.

Note i: If W is low when E goes low, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested

WRITE CYCLE 1



mos

RECOMMENDED AC OPERATING CONDITIONS (0°C < Ta < 70°C) (Vcc = 5.0V ±10%) WRITE CYCLE 2: E CONTROLLED^{g, h}

	SYM	BOL	PARAMETER	1M 183	IMS 1820- 25		IMS 1820- 25		IMS 1820- 25		IS IMS 20- 1820- 5 30		IMS 1820- 35		IMS 1820- 45		U N I T	N O T F
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	s	S					
19	tAVAV	t WC	Write Cycle Time	25		30		35		45		ns						
20	tWLEH	t WP	Write Pulse Width	20		25		30		40		ns						
21	teleh	tcw	Chip Enable to End of Write	20		25		30		40		ns						
22	tDVEH	tow	Data Setup to End of Write	10		12		15		20		ns						
23	tEHDX	t DH	Data Hold after End of Write	0		0		0		0		ns						
24	tAVEH	t AW	Address Setup to End of Write	20		25		30		40		ns						
25	tEHAX	t WR	Address Hold after End of Write	2		2		0		0		ns						
26	tAVEL	t AS	Address Setup to Start of Write	0		0		0		0		ns						
27	tWLQZ	t WZ	Write Enable to Output Disable	0	10	0	10	0	15	0	20	ns	f,j					

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E or W must be ≥ Viн during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 2



Inmos

DEVICE OPERATION

The IMS1820 has two control inputs, Chip Enable (/E) and Write Enable (/W), 16 address inputs (A0 -A15), and four data I/O lines.

The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 16 address inputs are decoded to select one 4 bit word out of 64K words. Read and Write operations on the memory cell are controlled by the /W input. With /E high, the device is deselected, the output is disabled and the power consumption is reduced to less than one-third of the active mode power with TTL levels and even lower with CMOS levels.

READ CYCLE

A read cycle is defined as $/W \ge V \bowtie$ min with $/E \le V \bowtie$ max. Read access time is measured from either /E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by /E going low. As long as address is stable when /E goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

The write cycle of the IMS1820 is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffer will be turned on tELox after the falling edge of /E (just as in a read cycle). The output buffer is then turned off within twicoz of the falling edge of /W. During this interval it is possible to have bus contention between devices with D and Q connected together in a common I/O configuration. Therefore input data should not be active until twicoz to aviod bus contention.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the output remains in the high impedance state.

APPLICATION

It is imperative when designing with any very high speed memory, such as the IMS1820, that the fundemental rules in regard to memory board layout be followed to ensure proper system operation.

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1820. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components, so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory hoard and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise

ORDERING INFORMATION

DEVICE	SPEED	PACKAGE	PART NUMBER
IMS1820	25ns 25ns 25ns 25ns 30ns 30ns 30ns 30ns 35ns 35ns 35ns 35ns 35ns 35ns 45ns 45ns 45ns 45ns 45ns	Plastic DIP Ceramic DIP SOJ Ceramic LCC Plastic DIP Ceramic DIP SOJ Ceramic LCC Plastic DIP Ceramic DIP SOJ Ceramic LCC Plastic DIP Ceramic LCC Plastic DIP Ceramic DIP SOJ Ceramic DIP SOJ Ceramic LCC Ceramic LCC	IMS1820P-25 IMS1820S-25 IMS1820E-25 IMS1820W-25 IMS1820N-25 IMS1820P-30 IMS1820P-30 IMS1820P-30 IMS1820W-30 IMS1820W-30 IMS1820W-35 IMS1820P-35 IMS1820W-35 IMS1820N-35 IMS1820P-45 IMS1820P-45 IMS1820W-45 IMS1820W-45 IMS1820W-45

Туре	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
ĸ	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
Р	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold

Oinmos.

PACKAGING INFORMATION

24 Pin Plastic J Leaded Small Outline





105



28 Pin Leadless Chip Carrier

Dim	Inches		mm		Notor
	Nom	Tol	Nom	Tol	NOTES
A	.071	.007	1.803	.178	
B1	.025	.003	.635	.076	
D	.550	.010	13.970	254	
E	.350	.010	8.890	254	
e1	.050	.002	1.270	.051	



mos