



DUAL DIGITAL ISOLATORS

FEATURES

- 1, 25, and 150-Mbps Signaling Rate Options
 - Low Channel-to-Channel Output Skew; 1 ns max
 - Low Pulse-width distortion (PWD);
 1 ns max
 - Low Jitter Content; 1 ns Typ at 150 Mbps
- Typical 25-Year Life at Rated Voltage (see app. note SLLA197 and Figure 19)
- 4000-V_{peak} Isolation, 560 V peak V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1
 - 50 kV/µs Typical Transient Immunity

- Operates with 3.3-V or 5-V Supplies
- 4 kV ESD Protection
- High Electromagnetic Immunity
- -40°C to 125°C Operating Range

APPLICATIONS

- Industrial Fieldbus
 - Modbus
 - Profibus™
 - DeviceNet[™] Data Buses
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

DESCRIPTION

The ISO7220 and ISO7221 are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented in the same direction in the ISO7220 and in opposite directions in the ISO7221. These devices have a logic input and output buffer separated by TI's silicon-dioxide (SiO₂) isolation barrier, providing galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received every 4 μ s, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

The small capacitance and resulting time constant provide very fast operation with signaling rates available from 0 Mbps (DC) to 150 Mbps.⁽¹⁾The A- and C-option devices have TTL input thresholds and a noise filter at the input that prevents transient pulses from being passed to the output of the device. The M-option devices have CMOS Vcc/2 input thresholds and do not have the input noise-filter and the additional propagation delay.

These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.

These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.




(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DeviceNet is a trademark of Open DeviceNet Vendors Association.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SINGLE-CHANNEL FUNCTION DIAGRAM



AVAILABLE OPTIONS

PRODUCT	SIGNALING RATE	PACKAGE	INPUT THRESHOLD	CHANNEL DIRECTION	MARKED AS	ORDERING NUMBER
ISO7220A	1 Mbps	SOIC-8	≈ 1.5 V (TTL)		17220A	ISO7220AD (rail)
1307220A	i ivibps	3010-0	(CMOS compatible)		17220A	ISO7220ADR (reel)
ISO7220C	25 Mbps	SOIC-8	≈ 1.5 V (TTL)	Same direction	17220C	ISO7220CD (rail)
13072200	25 WDps	3010-8	(CMOS compatible)	Same direction	172200	ISO7220CDR (reel)
ISO7220M	150 Mbps	SOIC-8	V _{CC} /2 (CMOS)		17220M	ISO7220MD (rail)
1307220101	150 Mbps	3010-0	V _{CC} /2 (CIVIOS)		17220101	ISO7220MDR (reel)
ISO7221A	1 Mbps	SOIC-8	≈ 1.5 V (TTL)		I7221A	ISO7221AD (rail)
1307221A	i ivibps	3010-0	(CMOS compatible)		172218	ISO7221ADR (reel)
ISO7221C	25 Mbps	SOIC-8	≈ 1.5 V (TTL)	Opposite directions	TI7221C	ISO7221CD (rail)
13072210	25 WDps	3010-8	(CMOS compatible)	Opposite directions	11/2210	ISO7221CDR (reel)
ISO7221M	150 Mbpo	SOIC-8	V /2 (CMOS)		I7221M	ISO7221MD (rail)
1307221M	150 Mbps	3010-8	V _{CC} /2 (CMOS)		1722111	ISO7221MDR (reel)

REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2		Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40014131	File Number: 1698195	File Number: E181974

(1) Production tested ≥3000 VRMS for 1 second in accordance with UL 1577.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

					VALUE	UNIT
V_{CC}	Supply voltage	⁽²⁾ , V _{CC1} , V _{CC2}			–0.5 to 6	V
VI	Voltage at IN, C	DUT			–0.5 to 6	V
I _O	Output current				±15	mA
	-	Human Body Model	Electrostatic discharge JEDEC Standard 22, Test Method A114-C.01		±4	
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996		±200	V
TJ	Maximum junct	ion temperature			170	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V	Supply voltage, V _{CC1} , V _{CC2}		4.5		5.5	V
V _{CC}	Supply voltage, v _{CC1} , v _{CC2}		3		3.6	v
I _{OH}	High-level output current				4	mA
I _{OL}	Low-level output current		-4			mA
		ISO722xA	1			μs
t _{ui}	Input pulse width	ISO722xC	40			
		ISO722xM	6.67	5		ns
		ISO722xA	0	250	1000	kbps
1/t _{ui}	_{ui} Signaling rate	ISO722xC	0	30	25	Mhaa
		ISO722xM	0	200 ⁽¹⁾	150	Mbps
V _{IH}	High-level input voltage	100700-4 100700-0	2		V _{CC}	V
V _{IL}	Low-level input voltage	ISO722xA, ISO722xC	0		0.8	V
V _{IH}	High-level input voltage	100700-14	0.7 V _{CC}		V _{CC}	V
V _{IL}	Low-level input voltage	ISO722xM	0		0.3 V _{CC}	V
TJ	Junction temperature		-40		150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 & IEC 61000-4-9 certification				1000	A/m

(1) Typical sigalling rate under ideal conditions at 25°C.

 V_{CC1} and V_{CC2} at 5-V operatjion, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT						
	ISO7220A, ISO7220C, ISO7220M	0			1	2	
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		8.5	17	
	ISO7220A	1 Mhaa			2	3	
I _{CC1}	ISO7221A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, no load		10	18	
	ISO7220C, ISO7220M	05 Miles -			4	9	
	ISO7221C, ISO7221M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load		12	22	
	ISO7220A, ISO7220C, ISO7220M	Outersent			16	31	mA
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		8.5	17	
	ISO7220A	1 Milana			17	32	
I _{CC2}	ISO7221A	— 1 Mbps	$V_{I} = V_{CC}$ or 0 V, no load		10	18	
	ISO7220C, ISO7220M				20	34	
	ISO7221C, ISO7221M	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ no load}$		12	22	
V			I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.8	4.6		V
V _{OH}	High-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} - 0.1	5		V
N/			I _{OL} = 4 mA, See Figure 1		0.2	0.4	V
V _{OL}	Low-level output voltage		$I_{OL} = 20 \ \mu A$, See Figure 1		0	0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
IIH	High-level input current					10	۸
I _{IL}	Low-level input current		IN from 0 V to V _{CC}	-10			μA
CI	Input capacitance to ground		IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	25	50		kV/μs

SWITCHING CHARACTERISTICS

 V_{CC1} and V_{CC2} at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH} , t _{pHL}	Propagation delay	ISO722xA		280	405	475	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	14	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xC	See Figure 1	22	32	42	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	2	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xM		6	10	16	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				0.5	1	
		ISO722xA				180	
t _{sk(pp)}	Part-to-part skew	ISO722xC				10	ns
		ISO722xM				3	
t _{sk(o)}		ISO7220A			3	15	ns
	Channel-to-channel output skew	ISO7220C/M			0.2	1	
t _r	Output signal rise time				1		
t _f	Output signal fall time		See Figure 1		1		ns
t _{fs}	Failsafe output delay time from input power loss	i	See Figure 2		3		μs
t _{jit(p-p)}	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16		1		ns
, H H)			150 Mbps unrestricted bit run length data input, both channels, See Figure 4		2		

V_{CC1} at 5 V, V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT						
	ISO7220A, ISO7220C, ISO7220M				1	2	
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		8.5	17	
	ISO7220A	4.54			2	3	
I _{CC1}	ISO7221A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		10	2 17 3 18 9 22 18 9.5 19 11 20 12 0.4 0.4 0.1	
	ISO7220C, ISO7220M	OF Mines			4		
	ISO7221C, ISO7221M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load		12	22	mA
	ISO7220A, ISO7220C, ISO7220M	Ordenant			8	18	
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
	ISO7220A	4 Million			9	19	
CC2	ISO7221A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		5	11	
	ISO7220C, ISO7220M	OF Misse	$V_I = V_{CC}$ or 0 V, no load		10	20	
	ISO7221C, ISO7221M	25 Mbps			6	12	
		ISO7220x	I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.4			
V _{OH}	High-level output voltage	ISO7221x (5-V side)		V _{CC} - 0.8			V
			$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} - 0.1			
V	Low-level output voltage		I _{OL} = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level output voltage		$I_{OL} = 20 \ \mu A$, See Figure 1			0.1	v
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		- IN from 0 V to V _{CC}			10	۵
IIL	Low-level input current			-10			μA
CI	Input capacitance to ground		IN at V _{CC} , V _I = 0.4 sin (4E6 π t)		1		pF
CMTI	Common-mode transient immunity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	15	40		kV/μs

SWITCHING CHARACTERISTICS

V_{CC1} at 5 V, V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH} , t _{pHL}	Propagation delay	ISO722xA		285	410	480	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	14	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xC	See Figure 1	25	36	48	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	2	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xM		7	12	20	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				0.5	1	
		ISO722xA				180	ns
t _{sk(pp)}	Part-to-part skew	ISO722xC				10	
		ISO722xM				5	
	Channel to channel output allow	ISO7220A			3	15	
t _{sk(o)}	Channel-to-channel output skew	ISO7220C/M			0.2	1	
t _r	Output signal rise time				2		
t _f	Output signal fall time		- See Figure 1		2		ns
t _{fs}	Failsafe output delay time from input power lo	SS	See Figure 2		3		μs
t _{jit(p-p)}	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16		1		ns
/ W F/			150 Mbps unrestricted bit run length data input, both channels, See Figure 4		2		-

V_{CC1} at 3.3 V, V_{CC2} at 5 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
SUPPLY	CURRENT			·		
	ISO7220A, ISO7220C, ISO7220M	Ouissest		0.6	1	
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ no load}$	4.3	9.5	l I
	ISO7220A	1 Mbps	$V_1 = V_{CC}$ or 0 V, no load	1	2	l I
I _{CC1}	ISO7221A		$v_{I} = v_{CC}$ or 0 v, no load	5	11	
	ISO7220C, ISO7220M	25 Mbps	V V ar OV related	2	2 11 4 12 31 17 32 18 34 22	
	ISO7221C, ISO7221M	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ no load}$	6	12	mA
	ISO7220A, ISO7220C, ISO7220M	Quiescent	V V ar OV related	16	31	mA
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ no load}$	8.5	17	
	ISO7220A	1 Mbpa	y = y or $0 y$ pologi	18	32	
CC2	ISO7221A	1 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ no load}$	10	18	
	ISO7220C, ISO7220M	25 Mbps	$V_1 = V_{CC}$ or 0 V, no load	20	34	
	ISO7221C, ISO7221M	25 Mbps	$v_{\rm I} = v_{\rm CC}$ or 0 v, no load	12		
		ISO7220x		V _{CC} - 0.8		
V _{OH}	High-level output voltage	ISO7221x (3.3-V side)	$I_{OH} = -4$ mA, See Figure 1	V _{CC} - 0.4		
			$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} - 0.1		V
v	Low-level output voltage		IOL = 4 mA, See Figure 1		0.4	
V _{OL}	Low-level output voltage		IOL = 20 μ A, See Figure 1	0	0.1	
V _{I(HYS)}	Input threshold voltage hysteresis			150		mV
I _{IH}	High-level input current		IN from 0 V or V _{CC}		10	
IIL	Low-level input current			-10		μA
CI	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$	1		pF
CMTI	Common-mode transient immunity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	15 40		kV/μs

SWITCHING CHARACTERISTICS

 V_{CC1} at 3.3 V, V_{CC2} at 5 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH} , t _{pHL}	Propagation delay	ISO722xA		285	395	480	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	18	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xC	See Figure 1	25	36	48	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	3	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xM		7	12	21	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				0.5	1	ns
		ISO722xA				190	
t _{sk(pp)}	Part-to-part skew	ISO722xC				10	
		ISO722xM				5	
	Channel-to-channel output skew	ISO7220A			3	15	
t _{sk(o)}	Charmer-to-charmer output skew	ISO7220C/M			0.2	1	
tr	Output signal rise time		See Figure 1		1		
t _f	Output signal fall time		- See Figure 1		1		
t _{fs}	Failsafe output delay time from input po	ower loss	See Figure 2		3		μs
t _{jit(p-p)}	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16		1		ns
7 M E/			150 Mbps unrestricted bit run length data input, both channels, See Figure 4		2		

V_{CC1} and V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT		-			1	
	ISO7220A, ISO7220C, ISO7220M	a :			0.6	1	
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
	ISO7220A	4.84			1	2	
I _{CC1}	ISO7221A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		5	11	
	ISO7220C, ISO7220M	05 M			2	4	
	ISO7221C, ISO7221M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load		6	12	
	ISO7220A, ISO7220C, ISO7220M	0 · · · ·			8	18	mA
	ISO7221A, ISO7221C, ISO7221M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
	ISO7220A	4.84			9	19	
CC2	ISO7221A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		5	11	
	ISO7220C, ISO7220M	05 Mb			10	10 20	
	ISO7221C, ISO7221M	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ no load}$		6	12	
N/		- I	I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.4	3		
V _{OH}	High-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} - 0.1	3.3		N
			I _{OL} = 4 mA, See Figure 1		0.2	0.4	V
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 1		0	0.1	
V _{I(HYS)}	Input voltage hysteresis				150		mV
IIH	High-level input current					10	
I _{IL}	Low-level input current		IN from 0 V or V _{CC}	-10			μA
CI	Input capacitance to ground		IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	15	40		kV/μs


SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH} , t _{pHL}	Propagation delay	ISO722xA		290	400	485	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	18	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xC	See Figure 1	26	40	52	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				1	3	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xM		8	16	25	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$				0.5	1	ns
		ISO722xA				190	
t _{sk(pp)}	Part-to-part skew	ISO722xC				10	
	_{op)} Part-to-part skew	ISO722xM				5	
•	Channel-to-channel output skew	ISO7220A			3	5 3 15	
t _{sk(o)}	Channel-to-channel output skew	ISO7220C/M			0.2	1	
t _r	Output signal rise time		See Figure 1		2		
t _f	Output signal fall time		See Figure 1		2		
t _{fs}	Failsafe output delay time from input power I	oss	See Figure 2		3		μs
t _{jit(p-p)}	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16		1		ns
	rear-w-pear eye-paller filler		150 Mbps unrestricted bit run length data input, both channels, See Figure 4		2		




PARAMETER MEASUREMENT INFORMATION




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z₀ = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms





A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.





NOTE: PRBS bit pattern run length is 2¹⁶– 1. Transition time is 800 ps.

Figure 4. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

DEVICE INFORMATION

IEC PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS				UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air		4.8			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	4.3			mm	
CTI	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1		≥175			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation		0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side barrier tied together creating a two-terminal device T_A < 100°C	of the e,		>10 ¹²		Ω
		Input to output, V_{IO} = 500 V, 100°C \leq T _A \leq max		>10 ¹¹		Ω	
CIO	Barrier capacitance Input to output	V _I = 0.4 sin (4E6πt)			1		pF
CI	Input capacitance to ground	V _I = 0.4 sin (4E6πt)		1		pF	

NOTE: Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the *Isolation Glossary*. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

IEC 60664-1 RATINGS TABLE


PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111
	Rated mains voltage ≤400 VRMS	1-11

IEC 60747-5-2 INSULATION CHARACTERISTICS⁽¹⁾

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
V _{IORM}	Maximum working insulation voltage		560	
V _{PR}	Input to output test voltage	Method b1, $V_{PR} = V_{IORM} \times 1.875$, 100% Production test with t = 1 s, Partial discharge <5 pC	1050	V
VIOTM	Transient overvoltage	t = 60 s	4000	-
R _S	Insulation resistance	$V_{IO} = 500 \text{ V at } T_S$	>10 ⁹	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21

DEVICE I/O SCHEMATICS



IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or		$\theta_{JA} = 212^{\circ}C/W, V_{I} = 5.5 V, T_{J} = 170^{\circ}C, T_{A} = 25^{\circ}C$			124	٣٨
I _S si	supply current	5010-8	$\theta_{JA} = 212^{\circ}C/W, V_{I} = 3.6 V, T_{J} = 170^{\circ}C, T_{A} = 25^{\circ}C$			190	mA
Τ _S	Maximum case temperature	SOIC-8				150	°C


The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

SOIC-8 PACKAGE THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	Junction-to-air		Low-K Thermal Resistance ⁽¹⁾		212		
θ_{JA}	Sunction-to-all		High-K Thermal Resistance	122		°C/W	
θ_{JB}	Junction-to-Board Thermal	Resistance			37		C/VV
θ_{JC}	Junction-to-Case Thermal Resistance				69.1		
P _D	Device Power Dissipation	ISO722xM	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}, \text{ C}_{L} = 15 \text{ pF},$ Input a 150 Mbps 50% duty cycle square wave			390	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.






DEVICE FUNCTION TABLE

INPUT SIDE V _{CC}	OUTPUT SIDE V _{CC}	INPUT IN	OUTPUT OUT		
		Н	Н		
PU	PU	L	L		
		Open	Н		
PD	PU	Х	Н		

Table 1. ISO7220x or ISO7221x⁽¹⁾

 PU = Powered Up(Vcc ≥ 3.0V); PD = Powered Down (Vcc ≤ 2.5V); X = Irrelevant; H = High Level; L = Low Level


TYPICAL CHARACTERISTIC CURVES





PRODUCT PREVIEW



TYPICAL CHARACTERISTIC CURVES (continued)







I_{out} - mA

-40

-30


-20

-10

0


0

TYPICAL CHARACTERISTIC CURVES (continued)




PRODUCT PREVIEW


TYPICAL CHARACTERISTIC CURVES (continued)



APPLICATION INFORMATION









APPLICATION INFORMATION (continued)





Figure 19. Time Dependent Dielectric Breakdown Test Results




ISOLATION GLOSSARY

Creepage Distance— The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



Clearance— The shortest distance between two conductive input to output leads measured through air (line of sight).



Input-to Output Barrier Capacitance -- The total capacitance between all input terminals connected together, and all output terminals connected together.

Input-to Output Barrier Resistance -- The total resistance between all input terminals connected together, and all output terminals connected together.

Primary Circuit -- An internal circuit directly connected to an external supply mains or other equivalent source which supplies the primary circuit electric power.

Secondary Circuit -- A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

Comparative Tracking Index (CTI) -- CTI is an index used for electrical insulating materials which is defined as the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.

ISOLATION GLOSSARY (continued)

Insulation:

Operational insulation -- Insulation needed for the correct operation of the equipment.

Basic insulation -- Insulation to provide basic protection against electric shock.

Supplementary insulation -- Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation -- Insulation comprising both basic and supplementary insulation.

Reinforced insulation -- A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

Pollution Degree:

Pollution Degree 1 -- No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 -- Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 -- Conductive pollution occurs or dry nonconductive pollution occurs which becomes conductive due to condensation which is to be expected.

Pollution Degree 4– Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

Installation Category:

Overvoltage Category -- This section is directed at insulation co-ordination by identifying the transient overvoltages which may occur, and by assigning 4 different levels as indicated in IEC 60664.

- I: Signal Level -- Special equipment or parts of equipment.
- II: Local Level -- Portable equipment etc.
- III: Distribution Level -- Fixed installation
- IV: Primary Supply Level -- Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.



24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
ISO7220AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220C	Samples
ISO7220CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220C	Samples
ISO7220CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220C	Samples
ISO7220CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220C	Samples
ISO7220MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7221AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples



24-Jan-2013

Orderable Device	Status	Package Type	•		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
ISO7221CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



24-Jan-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7220A, ISO7221A, ISO7221C :

Automotive: ISO7220A-Q1, ISO7221A-Q1, ISO7221C-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7220ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7220ADR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7220CDR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7220MDR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7221MDR	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated