

ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1 SLLS965C – JULY 2009–REVISED MAY 2012

DUAL DIGITAL ISOLATORS

Check for Samples: ISO7220A-Q1, ISO7221A-Q1, ISO7221C-Q1

FEATURES

- Qualified for Automotive Applications
- 1-Mbps and 25-Mbps Signaling Rate Options
 - Low Channel-to-Channel Output Skew: 1 ns (Max)
 - Low Pulse-Width Distortion (PWD): 1 ns (Max)
 - Low Jitter Content: 1 ns (Typ) at 150 Mbps
- 25-Year (Typ) Life at Rated Voltage (See Application Report SLLA197 and Figure 14)

- 4000-V_{peak} Isolation, 560 V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1, IEC 60950-1 and CSA Approved
 - 50 kV/µs Typical Transient Immunity
- Operates with 3.3-V or 5-V Supplies
- 4 kV ESD Protection
- High Electromagnetic Immunity
- –40°C to 125°C Operating Free-Air Temperature Range

DESCRIPTION

The ISO7220 and ISO7221 are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented in the same direction in the ISO7220 and in opposite directions in the ISO7221. These devices have a logic input and output buffer separated by TI's silicon-dioxide (SiO_2) isolation barrier, providing galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received every 4 µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

The small capacitance and resulting time constant provide fast operation with signaling rates available from 0 Mbps (dc) to 25 Mbps.⁽¹⁾The A-option and C-option devices have TTL input thresholds and a noise filter at the input that prevents transient pulses from being passed to the output of the device.

These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.

These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ISO7220A-Q1 IS07221A-Q1 IS07221C-Q1

SLLS965C -JULY 2009-REVISED MAY 2012



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

T _A	SIGNALING RATE	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	1 Mbps	SOIC – D	Reel of 2500	ISO7220AQDRQ1	7220AQ
-40°C to 125°C	1 Mbps	SOIC – D	Reel of 2500	ISO7221AQDRQ1	7221AQ
	25 Mbps	SOIC – D	Reel of 2500	ISO7221CQDRQ1	7221CQ

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (1) web site at www.ti.com.

ISO7221

solation

INB 3


8 V_{CC2}

INA


OUTB

GND2

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. (2)



SINGLE-CHANNEL FUNCTION DIAGRAM



REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested ≥3000 VRMS for 1 second in accordance with UL 1577.

2



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

V_{CC}	Supply voltage ⁽²⁾	⁾ , V _{CC1} , V _{CC2}		–0.5 V to 6 V
VI	Voltage at IN, O	TL		–0.5 V to 6 V
I _O	Output current			±15 mA
	Electrostatic	Human-Body Model		±4 kV
ESD	Electrostatic discharge	Field-Induced Charged-Device Model	All pins	±1 kV
	aloonargo	Machine Model		±200 V
TJ	Maximum junctic	150°C		
T _{stg}	Storage tempera	–65°C to 150°C		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage ⁽¹⁾	V _{CC1} , V _{CC2}	3		5.5	V
I _{OH}	High-level output current				4	mA
I _{OL}	Low-level output current		-4			mA
	han it an iag width	ISO722xA	1	0.67		μs
t _{ui}	Input pulse width	ISO722xC	40	33		ns
1 /4	Cignaling rate	ISO722xA	0	1500	1000	kbps
1/t _{ui}	Signaling rate	ISO722xC	0	30	25	Mbps
V _{IH}	High-level input voltage		2		V_{CC}	V
VIL	Low-level input voltage		0		0.8	V
TJ	Operating virtual-junction temperature		-40		150	°C
н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61	000-4-9 certification			1000	A/m

 $\begin{array}{ll} \mbox{(1)} & \mbox{For the 5-V operation, } V_{CC1} \mbox{ or } V_{CC2} \mbox{ is specified from 4.5 V to 5.5 V.} \\ & \mbox{For the 3-V operation, } V_{CC1} \mbox{ or } V_{CC2} \mbox{ is specified from 3 V to 3.6 V.} \\ \end{array}$



ELECTRICAL CHARACTERISTICS

 V_{CC1} and V_{CC2} at 5 V⁽¹⁾, over recommended operating conditions (unless otherwise noted)

	PARAMETEI	र		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	Outerent			1	2	
		ISO7221x	Quiescent			8.5	17	
I _{CC1}	Supply current, V _{CC1}	ISO7220A	1 Mana	$V_{I} = V_{CC}$ or 0 V, no load		2	3	mA
		ISO7221A	1 Mbps			10	18	
		ISO7221C	25 Mbps			12	22	
		ISO7220x	Ouissaat			16	31	
		ISO7221x	Quiescent			8.5	17	
I _{CC2}	Supply current, V _{CC2}	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		17	32	mA
		ISO7221A				10	18	
		ISO7221C	25 Mbps			12	22	
V	Lligh lovel output veltage			I _{OH} = -4 mA, See Figure 1	V _{CC} – 0.8	4.6		v
V _{OH}	High-level output voltage	High-level output voltage			V _{CC} – 0.1	5		v
V				I _{OL} = 4 mA, See Figure 1		0.2	0.4	V
V _{OL}	Low-level output voltage			$I_{OL} = 20 \ \mu A$, See Figure 1		0	0.1	v
V _{I(HYS)}	Input voltage hysteresis					150		mV
I _{IH}	High-level input current			IN from 0 V to V _{CC}			10	μA
IIL	Low-level input current			IN from 0 V to V _{CC}	-10			μA
CI	Input capacitance to ground			IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient imm	unity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	25	50		kV/µs

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

SWITCHING CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 5$ V, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH} , t _{pHL}	Propagation delay	100700-4	Cas Figure 1	280	405	480	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	ISO722xA	See Figure 1		1	14	ns
t _{pLH} , t _{pHL}	Propagation delay	18070000		22	32	42	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	ISO722xC	See Figure 1		1	2	ns
ب	Don't to nort alyon (2)	ISO722xA				180	
t _{sk(pp)}	Part-to-part skew ⁽²⁾	ISO722xC				10	ns
	Channel to channel output alrow ⁽³⁾	ISO722xA			3	15	
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾	ISO722xC			0.2	1	ns
t _r	Output signal rise time		See Figure 1		1		ns
t _f	Output signal fall time		See Figure 1		1		ns
t _{fs}	Failsafe output delay time from input por	wer loss	See Figure 2		3		μs

(1) Also referred to as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

4



15

www.ti.com

ELECTRICAL CHARACTERISTICS

 V_{CC1} = 5 V, V_{CC2} = 3.3 V⁽¹⁾, over recommended operating conditions (unless otherwise noted)

	PARAMETE	R		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	Quiagant	V V ar 0 V pa load		1	2	
		ISO7221x	Quiescent	$V_I = V_{CC}$ or 0 V, no load		8.5	17	
I _{CC1}	Supply current, V _{CC1}	ISO7220A	1 Mbpo	V V ar 0 V no load		2	3	mA
		ISO7221A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		10	18	
		ISO7221C	25 Mbps	$V_I = V_{CC}$ or 0 V, no load		12	22	l.
		ISO7220x	Quiescent	V V ar 0 V no load		8	18	
		ISO7221x	Quiescent	$V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
I _{CC2}	Supply current, V _{CC2}	ISO7220A	1 Million a	$V_I = V_{CC}$ or 0 V, no load		9	19	mA
		ISO7221A	1 Mbps			5	11	
		ISO7221C	25 Mbps	$V_{I} = V_{CC}$ or 0 V, no load		6	12	
		ISO7220x			$V_{CC} - 0.4$			
V _{OH}	High-level output voltage		ISO7221x (5-V side)	I _{OH} = -4 mA, See Figure 1	V _{CC} – 0.8			V
				$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1			
V				I _{OL} = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level output voltage			$I_{OL} = 20 \ \mu A$, See Figure 1			0.1	v
V _{I(HYS)}	Input voltage hysteresis					150		mV
IIH	High-level input current			IN from 0 V to V _{CC}			10	μA
IIL	Low-level input current			IN from 0 V to V _{CC}	-10			μA
CI	Input capacitance to ground			IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient imm	unity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	15	40		kV/µs

 $\begin{array}{ll} \mbox{(1)} & \mbox{For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.} \\ & \mbox{For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.} \end{array}$

SWITCHING CHARACTERISTICS

 V_{CC1} = 5 V, V_{CC2} = 3.3 V, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH} , t _{pHL}	Propagation delay	160700-4	See Figure 1	285	410	480	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	ISO722xA	See Figure 1		1	14	ns
t _{pLH} , t _{pHL}	Propagation delay	ISO722xC		25	36	48	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	150722xC	See Figure 1		1	2	ns
t Dort to port alcow ⁽²⁾	Don't to port alrow (2)	ISO722xA				180	20
t _{sk(pp)}	Part-to-part skew ⁽²⁾	ISO722xC				10	ns
	Channel-to-channel output skew ⁽³⁾	ISO722xA			3	15	20
t _{sk(o)}	Channel-to-channel output skew (*)	ISO722xC			0.2	1	ns
t _r	Output signal rise time		See Figure 1		2		
t _f	Output signal fall time		See Figure 1		2		ns
t _{fs}	Failsafe output delay time from input pow	wer loss	See Figure 2		3		μs

(1) Also referred to as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



ELECTRICAL CHARACTERISTICS

 V_{CC1} = 3.3 V, V_{CC2} = 5 V⁽¹⁾, over recommended operating conditions (unless otherwise noted)

	PARAME	TER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	Outinenant			0.6	1	
		ISO7221x	Quiescent			4.3	9.5	
I _{CC1}	Supply current, V _{CC1}	ISO7220A	4 Mhma	$V_{I} = V_{CC}$ or 0 V, no load		1	2	mA
		ISO7221A	1 Mbps			5	11	
		ISO7221C	25 Mbps	_		6	12	
		ISO7220x	Outinenant	V _I = V _{CC} or 0 V, no load		16	31	
		ISO7221x	Quiescent			8.5	17	
I _{CC2}	Supply current, V _{CC2}	ISO7220A	4. Mile -			18	32	mA
		ISO7221A	1 Mbps			10	18	
		ISO7221C	25 Mbps			12	22	
			ISO7220x	I _{OH} = -4 mA, See Figure 1	V _{CC} – 0.8			
V _{OH}	High-level output voltage		ISO7221x (3.3-V side)		V _{CC} - 0.4			V
				$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} - 0.1			ſ
V				IOL = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level output voltage			IOL = 20 µA, See Figure 1		0	0.1	V
V _{I(HYS)}	Input threshold voltage hys	teresis				150		mV
I _{IH}	High-level input current		IN from 0 V or V _{CC}			10	μA	
IIL	Low-level input current		IN from 0 V or V _{CC}	-10			μA	
CI	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		1		pF	
CMTI	Common-mode transient in	nmunity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	15	40		kV/µs

 $\begin{array}{ll} \mbox{(1)} & \mbox{For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.} \\ & \mbox{For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.} \end{array}$

SWITCHING CHARACTERISTICS

 V_{CC1} = 3.3 V, V_{CC2} = 5 V, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH} , t _{pHL}	Propagation delay	100700-4	Cas Figure 4	285	395	480	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	ISO722xA	See Figure 1		1	18	ns
t _{pLH} , t _{pHL}	Propagation delay	10070000	See Figure 1	24	36	48	ns
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	ISO722xC	See Figure 1		1	3	ns
t Dant ta n	Part to part alyon (2)	ISO722xA				190	ns
t _{sk(pp)}	Part-to-part skew ⁽²⁾	ISO722xC				10	
	Channel to shared extent eleme (3)	ISO722xA			3	15	
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾	ISO722xC			0.2	1	ns
t _r	Output signal rise time		See Figure 1		1		ns
t _f	Output signal fall time		See Figure 1		1		ns
t _{fs}	Failsafe output delay time from input por	wer loss	See Figure 2		3		μs

(1) Also referred to as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

6



ELECTRICAL CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 3.3 V^{(1)}$, over recommended operating conditions (unless otherwise noted)

	PARAMETER	R		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x	Outersent			0.6	1	
		ISO7221x	Quiescent			4.3	9.5	
I _{CC1}	Supply current, V _{CC1}	ISO7220A	1 Mhno	$V_{I} = V_{CC}$ or 0 V, no load		1	2	mA
		ISO7221A	1 Mbps			5	11	
		ISO7221C	25 Mbps			6	12	
		ISO7220x	Quieseent	V _I = V _{CC} or 0 V, no load		8	18	
		ISO7221x	Quiescent			4.3	9.5	mA
I _{CC2}	Supply current, V _{CC2}	ISO7220A	1 Mbps			9	19	
		ISO7221A				5	11	
		ISO7221C	25 Mbps			6	12	
V	Lligh lovel output veltage			I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.4$	3		v
V _{OH}	High-level output voltage			$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} - 0.1	3.3		V
V				I _{OL} = 4 mA, See Figure 1		0.2	0.4	V
V _{OL}	Low-level output voltage			$I_{OL} = 20 \ \mu A$, See Figure 1		0	0.1	V
V _{I(HYS)}	Input voltage hysteresis					150		mV
I _{IH}	High-level input current			IN from 0 V or V _{CC}			10	μA
IIL	Low-level input current			IN from 0 V or V _{CC}	-10			μA
CI	Input capacitance to ground			IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient imm	unity		$V_{I} = V_{CC}$ or 0 V, See Figure 3	15	40		kV/µs

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

SWITCHING CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 3.3$ V, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{pLH} , t _{pHL}	Propagation delay	100700-4	Cas Figure 1	290	400	485	ns	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	ISO722xA	See Figure 1		1	18	ns	
t _{pLH} , t _{pHL}	Propagation delay	ISO722xC	Coo Firme 1	25	40	52	ns	
PWD	Pulse-width distortion $ t_{pHL} - t_{pLH} ^{(1)}$	15072280	See Figure 1		1	3	ns	
	sk(pp) Part-to-part skew ⁽²⁾	ISO722xA				190	~~	
t _{sk(pp)}		ISO722xC				10	ns	
	Channel-to-channel output skew (3)	ISO722xA			3			
t _{sk(o)}	Channel-to-channel output skew (7)	ISO722xC			0.2	1	ns	
t _r	Output signal rise time		See Figure 1		2		ns	
t _f	Output signal fall time		See Figure 1		2		ns	
t _{fs}	Failsafe output delay time from input po	wer loss	See Figure 2		3		μs	

(1) Also referred to as pulse skew.


(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

TEXAS INSTRUMENTS


www.ti.com

PARAMETER MEASUREMENT INFORMATION




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z₀ = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms




A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.





NOTE: PRBS bit pattern run length is $2^{16} - 1$. Transition time is 800 ps.



8



IEC PACKAGE CHARACTERISTICS

DEVICE INFORMATION

TEST CONDITIONS UNIT PARAMETER MIN TYP MAX L(I01) Minimum air gap (clearance) Shortest terminal-to-terminal distance through air 4.8 mm SOIC-8 Minimum external tracking Shortest terminal-to-terminal distance across the L(102) 4.3 mm (creepage) package surface Tracking resistance CTI DIN IEC 60112 / VDE 0303 Part 1 V ≥175 (comparative tracking index) Minimum internal gap (internal Distance through the insulation 0.008 mm clearance) Input to output, V_{IO} = 500 V, all pins on each side of the barrier >10¹² Ω tied together creating a two-terminal device, T_A < 100°C R_{IO} Isolation resistance Input to output, $V_{IO} = 500 \text{ V}$, $100^{\circ}\text{C} \le T_A \le \text{max}$ >10¹¹ Ω C_{IO} Barrier capacitance input to $V_1 = 0.4 \sin (4E6\pi t)$ 1 pF output Input capacitance to ground $V_{I} = 0.4 \sin (4E6\pi t)$ 1 pF C_{I}

NOTE: Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the *Isolation Glossary*. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111
	Rated mains voltage ≤400 VRMS	I-II


IEC 60747-5-2 INSULATION CHARACTERISTICS⁽¹⁾

	PARAMETER	PARAMETER TEST CONDITIONS			
VIORM	Maximum working insulation voltage		560	V	
V _{PR}	Input to output test voltage	Method b1, $V_{PR} = V_{IORM} \times 1.875$, 100% Production test with t = 1 s, Partial discharge <5 pC	1050	V	
VIOTM	Transient overvoltage	t = 60 s	4000	V	
R _S	Insulation resistance	$V_{IO} = 500 \text{ V at } T_{S}$	>10 ⁹	Ω	
	Pollution degree		2		

(1) Climatic Classification 40/125/21



DEVICE I/O SCHEMATICS



IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		MIN	MAX	UNIT	
	Safety input, output, or	SOIC-8	$\theta_{JA} = 212^{\circ}C/W, V_I = 5.5 V, T_J = 170^{\circ}C, T_A = 25^{\circ}C$		124	
IS	supply current	5010-8	$\theta_{JA} = 212^{\circ}C/W, V_{I} = 3.6 V, T_{J} = 170^{\circ}C, T_{A} = 25^{\circ}C$		190	mA
Τs	Maximum case temperature	SOIC-8			150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



SOIC-8 PACKAGE THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
θ _{JA} Junction-to-air thermal res	lunction to air thermal registeres	Low-K thermal resistance ⁽¹⁾		212		°C/W	
	Junction-to-air thermai resistance	High-K thermal resistance		122			
θ_{JB}	Junction-to-board thermal resistance			37		°C/W	
θ_{JC}	Junction-to-case thermal resistance			69.1		°C/W	

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.





Figure 5. SOIC-8 θ_{JC} THERMAL DERATING CURVE per IEC 60747-5-2

DEVICE FUNCTION TABLE

INPUT SIDE V _{CC}	OUTPUT SIDE V _{CC}	OUTPUT OUT			
		Н	Н		
PU	PU	L	L		
		Open	Н		
PD	PU	Х	Н		

Table 1. ISO7220x or ISO7221x⁽¹⁾

(1) PU = Powered up(Vcc \ge 3.0 V), PD = Powered down (Vcc \le 2.5 V), X = Irrelevant, H = High level, L = Low level







Figure 8.

Copyright © 2009-2012, Texas Instruments Incorporated


Product Folder Link(s): ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1

www.ti.com

Texas **NSTRUMENTS**




Submit Documentation Feedback





ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1 SLLS965C – JULY 2009 – REVISED MAY 2012





TEXAS INSTRUMENTS

www.ti.com

APPLICATION INFORMATION

Typical Applications








Figure 13. Typical ISO7221 Application Circuit





Figure 14. Time-Dependent Dielectric Breakdown Test Results




ISOLATION GLOSSARY

Creepage Distance — The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



Clearance — The shortest distance between two conductive input to output leads measured through air (line of sight).



Input-to Output Barrier Capacitance — The total capacitance between all input terminals connected together, and all output terminals connected together.

Input-to Output Barrier Resistance — The total resistance between all input terminals connected together, and all output terminals connected together.

Primary Circuit — An internal circuit directly connected to an external supply mains or other equivalent source which supplies the primary circuit electric power.

Secondary Circuit — A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

Comparative Tracking Index (CTI) — CTI is an index used for electrical insulating materials which is defined as the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.



SLLS965C -JULY 2009-REVISED MAY 2012



Insulation:

Operational insulation — Insulation needed for the correct operation of the equipment.

Basic insulation — Insulation to provide basic protection against electric shock.

Supplementary insulation — Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation — Insulation comprising both basic and supplementary insulation.

Reinforced insulation — A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

Pollution Degree:

Pollution Degree 1 — No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 — Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 — Conductive pollution occurs or dry nonconductive pollution occurs which becomes conductive due to condensation which is to be expected.

Pollution Degree 4 – Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

Installation Category:

Overvoltage Category — This section is directed at insulation co-ordination by identifying the transient overvoltages which may occur, and by assigning 4 different levels as indicated in IEC 60664.

- I: Signal Level Special equipment or parts of equipment.
- II: Local Level Portable equipment etc.
- III: Distribution Level Fixed installation
- IV: Primary Supply Level Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.



ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1 SLLS965C – JULY 2009 – REVISED MAY 2012

REVISION HISTORY

Cł	hanges from Revision B (March 2010) to Revision C	Page	è
•	Added storage temperature to Abs Max table.	3	3



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
ISO7220AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
ISO7221AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
ISO7221CQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7220A-Q1, ISO7221A-Q1, ISO7221C-Q1 :

• Catalog: ISO7220A, ISO7221A, ISO7221C





22-May-2012

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7220AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221CQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

28-Nov-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7220AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
ISO7221CQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated