


OCTAL INDUSTRIAL INPUT INTERFACE

PRODUCT PREVIEW

- INPUT STATUS MONITORING BY MEANS OF CURRENT LEVELS DETECTION
- EXTERNALLY PROGRAMMABLE UPPER CURRENT LEVEL
- INPUT OPEN LINE DETECTION
- INPUT PROTECTION BY MEANS OF INTER-NAL DIODES CLAMPING TO GROUND AND SUPPLY VOLTAGE
- DIGITAL FILTERING OF NOISE ON EACH CHANNEL
- ALLOWS IMPLEMENTATION WITH MINI-MUM POWER DISSIPATION OF 8 CURRENT SINKING INPUTS ACCORDING TO THE IEC STANDARD
- DATA TRANSFER FROM PARALLEL IN TO SERIAL OUT

DESCRIPTION


The L6372 is especially designed for use as a line receiver in industrial control systems based on



MULTIPOWER BCD TECHNOLOGY

the 24V/6mA signal levels (IEC1131, 24VDC, type 2). 8 input lines can be connected to the device.

Up to 8 input lines can be connected to each device. Several devices can be linked to monitor more than 8 lines.




September 1994

1/15

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

FUNCTIONAL DIAGRAM

PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS

Symbol	Pin	Parameter	Value	Unit
Vs	14	Supply Voltage ($t_W \le 10$ ms)	40	V
V _{Ilog}	9	Logic Input Voltage (DC)	-0.3 to 7	V
	10	(see channel Protection)		
l _{llog}	11, 12	Logic Input Forced Current, per pin	±1	mA
I _I	1, 2, 3, 4, 17,	Channel Input Current (tw ≤ 1ms) (see channel Protection)	±2	A
V _{line} - i	18, 19, 20	Channel Input Voltage (see channel Protection)	-0.3 to Vs +0.3	V
l _{out}	13	Output Current	10 to -20	mA
Vout		Output Voltage	-3 to 5	V
Iset	7, 8	Setting pins Forced Current	±1	mA
V _{set}		Setting pins Forced Voltage	- 0.3 to 5	V
T _{op}		Ambient Temperature Operating Range	- 25 to 85	°C
Tj		Junction Temperature Operating Range (see Overtemperature Protection)	- 25 to 125	°C
T _{st}		Storage Temperature Range	- 55 to 150	°C

Note: ESD immunity for pins 1,2,3,4,17,18,19 and 20 is guaranteed up to 1200V (Human Body Model–Negative spike versus Vs)



ELECTRICAL CHARACTERISTICS (T_j = -25 to 125°C; V_S = 24V; unless otherwise specified.) DC OPERATION

Symbol	Pin	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	14	Supply Voltage	(operative)	12	24	35	V
V _{sh}	14	Power-on Upper Threshold	V _S Variable	9.8	10.4	11	V
Vs Hys	14	Power-on Hysteresis		400	800	1600	mV
ls	14	Supply Current	$Vs = 12 \text{ to } 35V \text{ T}_j = -25^{\circ}\text{C}$ All Inputs I _i = 1mA, $V_S = 24V$		12		mA
			$V_S = 12 \text{ to } 35V \text{ T}_j = 25^{\circ}\text{C}$ All Inputs I _i = 1mA, $V_S = 24V$		10.5		mA
			V_S = 12 to 35V T _j = 125°C All Inputs I _i = 1mA, V _S = 24V		9		mA
V _{oh}	13	Output Voltage High	$I_0 = 0; V_s = 12 \text{ to } 35 \text{V}$	4.8	5.2	5.5	V
			$I_0 = 3mA; V_S = 12 \text{ to } 35V$	3.5			V
I _{oh}	13	Output Source Current	$V_0 = 2V; V_S = 12 \text{ to } 35V$	4			mA
Vol	13	Output Voltage Low	$I_0 = 4mA; V_S = 12 \text{ to } 35V$			0.4	V
			V _S = 24V; T _{j =} 25°C		0.15		V
l _{ol}	13	Output Sink Current	$V_0 = 5V; V_S = 12 \text{ to } 35V$	5			mA
			$V_{S} = 24V; T_{j} = 25^{\circ}C$		12		mA
V _{th+} (*)	9 to 12	Positive Going Input Threshold	V _S = 12 to 35V	1	1.3	1.6	V
V _{th-} (*)	9 to 12	Negative Going Input Threshold	V _S = 12 to 35V	0.85	1.1	1.4	V
Hy _{in} (*)	9 to 12	Input Hysteresis	V _S = 12 to 35V	0.1	0.2	0.4	V
l _{lin}	9 to 12	Input Leak Current	V_{S} = 12 to 35V; V_{in} =-0.2 to 5.2V	-100		100	μA
I ₁	1 to 4, 17 to 20	Limited Input Current	V _{I =} 0.5 to 1.1V	0.375	0.550	0.750	mA
l ₂	1 to 4, 17 to 20	Limited Input Current	$ \begin{array}{l} R_{ref} = 12 K \Omega; \ V_{in} = 2.4 \ to \ 30 V \\ I_2 \ appr. = K_2 \bullet 1.26 V / R_{ref} \ for \\ R_{ref} = 11 \ to \ 30 K \Omega \end{array} $	6.1	6.8	7.48	mA
V _{reg}	1 to 4,	Regulated Input Voltage	I ₁ = 0.750 to 2mA	1.0	1.2	1.6	V
-	17 to 20		I ₁ = 2 to 6.1mA	1.0	1.2	2.4	V
V ₁₁ (*)	1 to 4, 17 to 20	Comparator 1 Low Threshold		0.4	0.7		V
V _{1h} (*)	1 to 4, 17 to 20	Comparator 1 High Threshold			0.9	1.0	V
H _{c1} (*)	1 to 4, 17 to 20	Comparator 1 Hysteresis		0.1	0.2	0.4	V
V _{2l}	1 to 4, 17 to 20	Comparator 2 Low Threshold		1.6	2.0		V
V _{2h}	1 to 4, 17 to 20	Comparator 2 High Threshold			2.2	2.4	V
H _{c2}	1 to 4, 17 to 20	Comparator 2 Hysteresis		0.1	0.2	0.4	V

(*) Guaranteed by design, not tested.



ELECTRICAL CHARACTERISTICS (T_j = -25 to 125°C; unless otherwise specified.) AC OPERATION

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
F _{osc} (*)	Oscillator Frequency	$C = 1.2nF; R_{ref} = 12K\Omega;$	8.8	10	11.2	kHz
I _{chg} (*)	Current Charging	$R_{ref} = 12K\Omega$	40	50	60	μA
V _{hosc}	Upper Switching Threshold			3.2	3.7	V
Vlosc	Lower Switching Threshold,		1	1.5		V
t _{sv}	Time Serial Valid	Time from 0.85V on pin P/\overline{S} to the first rising edge of the external clock	0.8			μs
t _{so}	Time Serial Out	Time from negative edge on pin P/S to activation of the output buffer of D_{out} with the content of the eighth flip/flop			0.35	μs
t _{ckh}	High Level Clock Duration		300			ns
t _{ckl}	Low Level Clock Duration		300			ns
F _{clock}	Clock Frequency				1.5	MHz
tr	Clock Rise Time				500	ns
t _f	Clock Fall Time				500	ns
t _{su}	Set up Time for D _{in} before the Clock Rising Edge		200			ns
t _{hold}	Hold Time for D _{in} after the Rising Edge of the Clock		0			ns
t _{delay}	Delay Time of D _{out} after the rising Edge of the Clock		15	45	150	ns
τpdin	Internal Delay, D _{in} to the D Input of the First of the Eight Flip/Flops		50	90	200	ns

(*) $F_{osc}\,and\,\,I_{chg}$ vary inversely to $R_{ref},\,for\,R_{ref}\,from\,11K\Omega$ to $30K\Omega.$



THERMAL DATA

Symbol	Parameter	DIP 20	SO 20	Unit
R _{th j-pin}	Thermal Resistance Junction to Pin	12	17	°C/W
R _{th j-amb 1}	Thermal Resistance Junction to Ambient (see Thermal Characteristics)	40	65	°C/W
R _{th j-amb 2}	Thermal Resistance Junction to Ambient (see Thermal Characteristics)	50	80	°C/W

THERMAL CHARACTERISTICS

R_{th} j-pin

POWERDIP. The thermal resistance is referred to the thermal path from the dissipating region on the top surface of the silicon chip, to the points along the four central pins of the package, at a distance of 1.5 mm away from the stand-offs.

SO. Similarly, the reference point is the knee on the four central pins, where the pins are upwardly bent and the soldering joint with the PCB footprint can be made.

Rth j-amb 1

If a dissipating surface, thick at least 35µm and with a surface similar or bigger than the one shown, is created making use of the printed circuit. Such heatsinking surface is considered on the bottom side of an horizontal PCB (worst case).

Figure 1: Printed Heatsink

Rth j-amb 2

If the power dissipating pins (the four central ones), as well as the others, have a minimum thermal connection with the external world (very thin strips only) so that the dissipation takes place through still air and through the PCB itself.

It is the same situation of point above, without any heatsinking surface created on purpose on the board.

Additional data for the PowerDip package can be found in:

Application Note 9030: Thermal Characteristics of the Power Dip 20, 24 Packages Soldered on 1,2,3 oz. Copper PCB







Figure 2: External Channel Circuits



EXTERNAL LINE CHARACTERISTICS

The input characteristics of each of the eight channels of the L6372 do not implement directly the input characteristics required by the "IEC1131, 24VDC, type 2", because the IEC specification requires that the line receiver uses at least a certain amount of power, that is, for eight inputs, more than the maximum power that a silicon IC in a package of reasonable dimensions can dissipate.

The solution adopted includes one or two external resistors per every line receiver implemented. One resistor is sufficient if no visual indication of the line status is required. If a LED is included, two resistors are sufficient, and in addition the channel input protections of the L6372 also protect the LED.

Different input characteristic; of the line receiver can be implemented according to the choice of the values of

- R₁ (one per input)
- R₂ (if used, one per input)
- R_{ref} (one per IC).

Different input characteristics may be chosen to match the constraints of:


- complying with the mask allowed for the input characteristics by the IEC recommendation (see figure 4);
- not exceeding the maximum allowed power dissipation per line input (depending on the

equipment construction and characteristic);

- not exceeding the maximum allowed power dissipation per channel input in the IC (depending upon the type of IC package – DIP or SO – its heatsinking characteristics through the PCB, and the maximum ambient temperature around it).
- a) Is the simplest possible case: no visual indication of the line status is implemented; the system dissipation is the minimum possible, but the dissipation in the IC channel is higher than in the cases b) and c).
- b) Assumes that V_s can be kept at 12V, and made sink the excess line current from the channel protection diodes when the input lines are at their high level; the channel dissipation can be kept to a minimum.
- c) Allows a very low power dissipation, with the LED and V_s anywhere in the allowed range. In all cases the IEC mask is respected because the detection of the transition from "low level received" to "high level received", operated by the thresholds V_{2l} and V_{2h} (see figure 5), takes place when the line voltage is inside the area from 5 to 11 V allowed by the IEC recommendation.







In the following tables the conditions of power dissipation for the three cases are given.

For the calculation of the dissipated power, the

extreme case when all channel are working with maximum current, maximum line voltage and maximum supply voltage to the IC (unless otherwise specified) has been considered.

_	۱.
d)

	Min.	Тур.	Max.	Unit
I _{line-i} @ V _{line-i} = 11V	6.12	6.80	7.48	mA
I _{line-i} @ V _{line-i} = 30V	6.12	6.80	7.48	mA
P _{diss on chip} @ V _{line-i} = 30V	1.45	1.56	1.65	W
Pdiss on board @ Vline-i = 30V	1.79	1.96	2.11	W

b) ($V_{S} = 12V$)

	Min.	Тур.	Max.	Unit
I _{line-i} @ V _{line-i} = 11V	6.03	6.60	7.19	mA
I _{line-i} @ V _{line-i} = 30V	16.40	17.22	18.10	mA
P _{diss on chip} @ V _{line-i} = 30V	634	698	760	mW
P _{diss on board @} V _{line-i} = 30V	3.39	3.59	3.81	W

c)

	Min.	Тур.	Max.	Unit
I _{line-i} @ V _{line-i} = 11V	6.04	6.47	6.92	mA
I _{line-i} @ V _{line-i} = 30V	15.50	16.39	17.35	mA
P _{diss on chip @} V _{line-i} = 30V	686	725	764	mW
Pdiss on board @ Vline-i = 30V	4.07	4.28	4.51	W

The masks in figure3 for the cases a), b), c) plot, in a I/V diagram (horizontally the line input current and vertically the line input voltage), the resulting line input characteristics. They appear as three curves for each diagram, starting from the origin and running close to each other. One shows the case where all tolerances combine to generate the typical case, and the other two to generate the opposite extreme characteristics. In the plots the boundaries of the regions recommended by the "IEC 1131 24VDC, type 2" for the different input decoding functions to take place, are shown.

Other choices for R_1 , R_2 and R_{ref} are of course possible, and case by case the set of values shall be different, according to the different design constraint of the application. In the above paragraph it has been assumed that the LEDs are of the green or yellow types (higher forward drop than the more common red ones).

CHANNEL PROTECTION

At the input of each channel, two diodes clamp the voltage to $V_{\rm s}$ and to ground. They have been designed and sized in order to:

- exhibit a low forward voltage drop when pulses of inrushing current up to 2A are forced, V_f typical of 2V @ 2A (2A corresponds to a voltage of 2KV if a resistor of 1K Ω is put

externally in series to each channel input);

- avoid interference of noise pulses on the adjacent channels (a 1A pulse lasting up to $100\mu s$ won't be felt in the adjacent channels);
- avoid interference with the overall chip operation due to parasitic elements in the integrated circuit structure (very low leakage to the chip substrate during forward conduction, and no parasitic transistors with the other diffused structures close by in the chip).

The series resistance R_1 combines with the two protection diodes at each channel input, to implement an effective protection from any line disturbance.

INPUT CHANNEL

On each of its 8 inputs the L6372 continuously monitors, by means of two comparators, whether:

- it is possible to sink the high level current (equal to or greater than the level programmed by an external resistor R_{ref} , called I_2 and typically set at 6.8 mA); or
- if at least it is possible to sink a current equal to, or greater than the low level current (fixed inside the IC, called I_1 and having a typical value of 550 μ A).



If not even the low level current I_1 can be sunk, then the signal is interpreted as " input disconnected". Around I_1 the input characteristic is a constant current line, and the voltage varies rapidly.

A voltage comparator is sensing the input, and is triggered at levels of V₁₁ (typically 0.7V) and V_{1h} (typically 0.9V). The distance between the two thresholds (hysteresis) is provided to give immunity against the noise that may affect the input signal.

If an intermediate level is detected, sinking a current between I_1 and I_2 , the signal is interpreted as "line connected, with a low level signal received".

Again, an internal voltage comparator is used, with two thresholds separated by an hysteresis for noise immunity (V_{2I}, typically 2V and V_{2h}, typically 2.2V). If a level clearly corresponding to the current I_2 is detected, then the signal is interpreted as " line connected, with a high level signal received ".

DATA/DIAGNOSTIC

The signal on pin 12, Dt/\overline{Dg} , decides whether the information on the signals level or the information on the status of the lines is transferred to the digital section of the device.

A high level on this pin means that Data are to be transferred to the inputs of the digital filters; a low level means that the Diagnostics are requested instead.

Figure 4: Input Characteristics at Low Levels

		PUT CURREN		
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			
$Dt / \overline{Dg} = 0$	0	1	1	
$Dt / \overline{Dg} = 1$	0	0	1	

At this point one digital filter on each of the eight channels processes the information to suppress the noise. The sampling frequency is externally programmable with combination of the capacitor C and the resistance R_{ref} .


DIGITAL FILTERS General Function

The digital filter, on each channel, filters out the disturbances of short duration.


Before the signal enters the digital circuitry, a low pass effect of approximately 1.5µsec (low pass below 700kHz) is found in the comparators that perform the analog-to-digital conversion of the input signals.

The signal (Data or Diagnostic according to the choice made by the Dt/\overline{Dg} input signal) is sampled at a fixed frequency.

Such frequency is the frequency of the on-chip oscillator (or of an external signal), divided by 8.



SGS-THOMSON MICROELECTRONICS Figure 5: Input Channel Characteristics



Frequency Generation

- Internal

If the local oscillator is used, the pin Osc will be connected to a capacitor C, grounded on the other side.

The oscillation is achieved by an internal current generator, that repeatedly charges and discharges the capacitor C between two voltage levels (V_{hosc} and V_{losc} , typically 3.5V and 1.5V). The current has the same absolute value (I_{chg}) both during the charge and discharge phase.

 I_{chg} is obtained mirroring the current that flows through R_{ref} (1.26V/ R_{ref}),with a coefficient of 0.457, so that, for instance, if R_{ref} is 12K Ω , I_{chg} is typically 50 μ A.

The frequency can be calculated as:

$$F_{osc} = \frac{I_{chg}}{2 \cdot C \cdot (V_{hosc} - V_{losc})}$$

For instance, if $R_{ref} = 12K\Omega$ and C = 1.2nF, Fosc is about 10KHz.

The method to determine Fosc indicated here above gives the value to be expected with the highest probability. All the positive causes of deviation in the chip, including Vs and T_j, will not, in practice, combine and create a deviation, from such calculated F_{OSC} value, in excess of $\pm 12\%$.

- External

If an external signal is to be used, it will be fed directly into the Osc pin, without any capacitor for oscillation purposes. The internal impedance of the generator of such signal must be low enough to override I_{chg} , and the voltage swing must exceed the upper (V_{hosc}) and lower (V_{losc}) thresholds. In order to have a margin, add 20% to the I_{chg} value calculated with the formula

$$I_{chg} = \frac{(0.457 \cdot 1.26V)}{R_{ref}}$$

and use for V_{losc} and V_{hosc} the extreme values given in the data sheet.

Filter Operation

Each filter is a synchronous state machine, with 8 significant states, clocked by the oscillator frequency divided by 8.

 $\dot{\ln}$ 4 states (0XX) the output is 0, in the other 4 states (1XX) the output is 1.

At the chip start-up (power-on reset) or in case of overtemperature the fundamental 0 state is forced (it corresponds to the reset of the filter state).

When the normal operation of the chip is allowed, the input to the filter generates the following transition table:



Present State	Filter Output	Input	Next State
000	0	0	000
000	0	1	001
001	0	0	000
001	0	1	010
010	0	0	000
010	0	1	011
011	0	0	000
011	0	1	100
100	1	0	101
100	1	1	100
101	1	0	110
101	1	1	100
110	1	0	111
110	1	1	100
111	1	0	000
111	1	1	100

It can be seen, for instance, that pulses of the input, with a polarity opposite to the output and lasting for less than four clock periods, are completely filtered out.

If instead the input exhibits a change of level that lasts long enough for four clock edges to sample it, then the output of the filter, after the four clock periods, follows the change of level at the input.

If an input signal with changes that do not occur more often that every 32 periods of the main oscillation is considered, it can be seen that such filter introduces a delay of the input transitions that is randomly variable from 24 to 32 periods of the main oscillation.

In the case of input transitions that occur closer to each other than 24 periods of the oscillator, the resulting pulse is considered an unwanted noise pulse and is consequently eliminated by the filter. An input pulse lasting between 24 and 32 periods could either be cancelled or acknowledged by the filter, with the delay said above, according to the relative phase of such pulse with respect to the square wave (clock/8) that clocks the filter.

DEVICE OUTPUT

To extract the information from the L6372 (line le

vels or line statuses according to the Dt/\overline{Dg} pin) the external processor activates the following sequence:

1)The level on pin P/S (Parallel active high / Serial active low) is brought from its normal high level to a low logical level.

The parallel jam inputs to the 8 flip-flops of the shift register are disabled. The last datum available is kept in each cell. The output of the first cell of the shift register is made available on the output pin Dout. When the L6372 is in parallel mode, Dout is kept at its low level, irrespectively of the output of the shift register.

The signals on the L6372 inputs Clk and Din are made available on the relevant internal inputs to the shift register.

2)The external processor can now start clocking the shift register.

At every rising edge of the signal on the Clk pin, the data are shifted one step forward. In a typical case, several L6372 are chained together. The clock signal is common. The Dout of the first is connected to the Din of the second, and so on, so that the external processor can, with a single shift operation, read the data of all the devices chained together, from the output Dout of the last in the chain.

RESET

An internal reset signal is generated any time an anomalous condition is detected, and used to block the device operation.

Such reset signal is generated when one (or both) of the following conditions is detected:

- undervoltage
- overtemperature

It inhibits the serial output, resets the shift register and the digital filters, but has no effect on the creation of the reference voltages of the internal comparators, nor on the continuous operation of the oscillator.

The reset disappears one or two clock pulses after the overtemperature or undervoltage condition has disappeared.

UNDERVOLTAGE DETECTION

The supply voltage is expected to range from 12V to 30V, even if its reference value is considered to be 24V.

In this range the L6372 operates correctly. Below 12V the overall system has to be considered not reliable. Consequently the supply voltage is monitored continuously and a signal, called UV, is internally generated and used.

The signal is "on" as long as the supply voltage does not reach the upper internal threshold of the V_s comparator (called V_{sh} and typically found at 10.4V). The UV disappears above V_{sh} .

Once the UV has been removed, the supply voltage must decrease below the lower threshold (called V_{sl} , and typically set at 10.2V) before it is turned on again.

The hysteresis of approximately 800mV is provided to prevent intermittent operation of the device at low supply voltages that may have a superimposed ripple around the average value.



OVERTEMPERATURE

If the chip temperature exceeds T_h (measured in a central position in the chip) the chip deactivates itself, because an internal signal, called OT, forces the reset signal. To reduce the device power dissipation to a minimum, the OT signal turns-off the internal current generators of the eight channels and the internal oscillator opera-

tions. Normal condition (OT low) is resumed as soon as (typically after some seconds) the chip temperature monitored goes back below T_1 .

The different thresholds T_h and T_l , with hysteretic behavior, assure that no intermittent conditions can be generated.

Typical values for T_h and T_l , are 170°C and 150°C.

Figure 8: Timing






Figure 9: Typical Application



SGS-THOMSON MICROELECTRONICS

POWERDIP20 PACKAGE MECHANICAL DATA


DIM. mm					inch	
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.40	0.033		0.055
b		0.50			0.020	
b1	0.38		0.50	0.015		0.020
D			24.80			0.976
E		8.80			0.346	
е		2.54			0.100	
e3		22.86			0.900	
F			7.10			0.280
I			5.10			0.201
L		3.30			0.130	
z			1.27			0.050



57

SO20 PACKAGE MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			2.65			0.104
a1	0.1		0.3	0.004		0.012
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
С		0.5			0.020	
c1	45 (typ.)					
D	12.6		13.0	0.496		0.512
E	10		10.65	0.394		0.419
е		1.27			0.050	
e3		11.43			0.450	
F	7.4		7.6	0.291		0.299
L	0.5		1.27	0.020		0.050
М			0.75			0.030
s	8 (max.)					





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

