

# SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

# LB11693JH Monolithic Digital IC 24V Fan Motor Driver IC

#### Overview

The LB11693JH is a three-phase brushless motor driver IC that uses a direct PWM drive technique to achieve highly efficient drive. It is optimal for driving fuel pump motors and other miniature motors.

## **Functions**

- Soft phase switching + Direct PWM drive
- PWM control based on both a DC voltage input (the CTL voltage) and a pulse input
- Provides a 5V regulator output
- One Hall-effect sensor FG output
- Built-in integrating amplifier
- Automatic recovery constraint protection circuit (on/off = 1/14), RD output
- Built-in current limiter circuit
- Built-in LVSD circuit
- Built-in thermal protection circuit

# **Specifications**

## **Absolute Maximum Ratings** at Ta = 25°C

| Parameter                     | Symbol              | Conditions                    | Ratings     | Unit |
|-------------------------------|---------------------|-------------------------------|-------------|------|
| Supply voltage range          | V <sub>CC</sub> max |                               | 30          | V    |
| Output current                | I <sub>O</sub> max  | T ≤ 500ms                     | 1.8         | А    |
| Allowable power dissipation 1 | Pd max1             | Independent IC                | 0.9         | W    |
| Allowable power dissipation 2 | Pd max2             | Mounted on a specified board* | 2.1         | W    |
| Operating temperature         | Topr                |                               | -40 to +85  | °C   |
| Storage temperature           | Tstg                |                               | -55 to +150 | °C   |

<sup>\*</sup> Mounted on a specified board: 114.3mm×76.1mm×1.6mm, glass epoxy

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

# Allowable Operating Ranges at Ta = 25°C

| Parameter                       | Symbol | Conditions | Ratings  | Unit |
|---------------------------------|--------|------------|----------|------|
| Supply voltage range            | VCC    |            | 8 to 28  | V    |
| Constant voltage output current | IREG   |            | 0 to -30 | mA   |
| RD output current               | IRD    |            | 0 to 10  | mA   |
| FG output current               | IFG    |            | 0 to 10  | mA   |

# Electrical Characteristics at Ta = 25°C, $V_{CC} = VM = 24V$

| Darameter                            | Symbol Conditions     |                                       | Ratings  |          |          | unit  |
|--------------------------------------|-----------------------|---------------------------------------|----------|----------|----------|-------|
| Parameter                            |                       |                                       | min typ  |          | max      | unit  |
| Current drain 1                      | I <sub>CC</sub> 1     |                                       |          | 10       | 13.5     | mA    |
| Current drain 2                      | I <sub>CC</sub> 2     | When STOP                             |          | 4.0      | 5.5      | mA    |
| [Output Block]                       | •                     |                                       | •        |          |          |       |
| Output saturation voltage 1          | V <sub>O</sub> sat1   | $I_O = 0.7A, V_O(SINK) + V_O(SOURCE)$ |          | 1.5      | 2.05     | V     |
| Output saturation voltage 2          | V <sub>O</sub> sat2   | $I_O = 1.5A, V_O(SINK) + V_O(SOURCE)$ |          | 2.2      | 2.9      | V     |
| Output leakage current               | l <sub>O</sub> leak   |                                       |          |          | 100      | μΑ    |
| High side diode forward voltage 1    | V <sub>D</sub> 1      | I <sub>D</sub> = 0.7A                 |          | 1.25     | 1.65     | V     |
| High side diode forward voltage 2    | V <sub>D</sub> 2      | I <sub>D</sub> = 1.5A                 |          | 1.9      | 2.5      | V     |
| [5V Constant Voltage Output]         | •                     |                                       | •        | •        | •        |       |
| Output voltage                       | VREG                  | I <sub>O</sub> = -5mA                 | 4.7      | 5.0      | 5.3      | V     |
| Line regulation                      | ∆VREG1                | V <sub>CC</sub> = 9.5 to 28V          |          | 30       | 100      | mV    |
| Load regulation                      | ΔVREG2                | I <sub>O</sub> = -5 to -20mA          |          | 20       | 100      | mV    |
| [Hall Amplifier]                     | _                     | 1 -                                   |          |          |          |       |
| Input bias current                   | IB(HA)                |                                       |          | 2        | 10       | μА    |
| Hall sensor input sensitivity        | VHIN                  | Sine wave input                       | 50       |          | 350      | mVp-p |
| Common-mode input voltage range      | VICM                  | Differential input 50mVp-p            | 1.5      |          | VREG-1.0 | V     |
| Input offset voltage                 | VIOH                  | Design target value*                  | -20      |          | +20      | mV    |
| [CSD Pin]                            | 1                     |                                       |          | 1        | 1        |       |
| High-level output voltage            | V <sub>OH</sub> (CSD) |                                       | 2.75     | 3.0      | 3.25     | V     |
| Low-level output voltage             | V <sub>OL</sub> (CSD) |                                       | 0.85     | 1.0      | 1.15     | V     |
| External capacitor charge current    | ICSD1                 |                                       | -3.3     | -2.4     | -1.4     | μА    |
| External capacitor discharge current | ICSD2                 |                                       | 0.09     | 0.17     | 0.23     | μA    |
| Charge/discharge current ratio       | RCSD                  | Charge current/discharge current      |          | 14       |          | Times |
| [Undervoltage Protection Circuit (LV | S Pin)]               |                                       |          |          | 1        |       |
| Operating voltage                    | VSDL                  |                                       | 3.6      | 3.8      | 4.0      | V     |
| Release voltage                      | VSDH                  |                                       | 4.1      | 4.3      | 4.5      | V     |
| Hysteresis                           | ΔVSD                  |                                       | 0.35     | 0.5      | 0.65     | V     |
| [Current Limiter Circuit]            | 1                     | 1                                     | 1        |          |          |       |
| Limiter voltage                      | VRF                   | V <sub>CC</sub> -VM                   | 0.45     | 0.5      | 0.55     | V     |
| [Thermal Shutdown Operation]         | -L                    |                                       | 1        |          | 1        |       |
| Thermal shutdown operating           | TSD                   | Design target value*                  |          |          |          |       |
| temperature                          |                       | (junction temperature)                | 150      | 170      |          | °C    |
| Hysteresis                           | ΔTSD                  | Design target value*                  |          | 40       |          | °C    |
|                                      |                       | (junction temperature)                |          | 40       | <u> </u> |       |
| [CTL Amplifier]                      |                       | 1                                     | 1        | 1        | T        |       |
| Input offset voltage                 | VIO(CTL)              |                                       | -10      |          | 10       | mV    |
| Input bias current                   | IB(CTL)               |                                       | -1       | ļ        | 1        | μА    |
| Common-mode input voltage range      | VICM                  |                                       | 0        |          | VREG-1.7 | V     |
| High-level output voltage            | V <sub>OH</sub> (CTL) | ITOC = -0.2mA                         | VREG-1.2 | VREG-0.8 |          | V     |
| Low-level output voltage             | V <sub>OL</sub> (CTL) | ITOC = 0.2mA                          |          | 0.8      | 1.05     | V     |
| Open-loop gain                       | G(CTL)                | f(CTL) = 1kHz                         | 45       | 51       |          | dB    |

<sup>\*:</sup> Design target value and no measurement was made.

|--|


| Parameter   | ,   |   | Ratings   |   |   | unit   |  |
|---|---|---|---|---|---|--|--|
|   |   |   | min   | typ   | max   |  |  |
| [PWM Oscillator Circuit]  |   |   |   |   |   |  |  |
| High-level output voltage   | V <sub>OH</sub> (PWM)   |   | 2.75  | 3.0   | 3.25  | V  |  |
| Low-level output voltage  | V <sub>OL</sub> (PWM)   |   | 1.1   | 1.3   | 1.4   | V  |  |
| Amplitude   | V(PWM)  |   | 1.5   | 1.7   | 2.0   | Vp-p   |  |
| External capacitor charge current   | ICHG  | VPWM = 2.1V                                 | -125  | -90   | -70   | μΑ   |  |
| Oscillator frequency  | f(PWM)  | C = 2200pF                                  | 15.5  | 19.5  | 27.0  | kHz  |  |
| [TOC Pin]   |   |   |   | Г   |   |  |  |
| Input voltage 1   | VTOC1   | Output duty: 100%                           | 2.72  | 3.0   | 3.30  | V  |  |
| Input voltage 2   | VTOC2   | Output duty: 0%                             | 1.07  | 1.3   | 1.45  | V  |  |
| Input voltage 1L  | VTOC1L  | Design target value*. 100% when VREG = 4.7V | 2.72  | 2.80  | 2.90  | V  |  |
| Input voltage 2L  | VTOC2L  | Design target value*. 0% when VREG = 4.7V   | 1.07  | 1.17  | 1.27  | V  |  |
| Input voltage 1H  | VTOC1H  | Design target value*. 100% when VREG = 5.3V | 3.08  | 3.20  | 3.30  | V  |  |
| Input voltage 2H  | VTOC2H  | Design target value*. 0% when VREG = 5.3V   | 1.21  | 1.33  | 1.45  | V  |  |
| [RD Pin]  |   |   | -   |   |   |  |  |
| Low-level output voltage  | V <sub>OL</sub> (RD)  | IRD = 5mA                                   |   | 0.1   | 0.3   | V  |  |
| Output leakage current  | IL(RD)  | VRD = 28V                                   |   |   | 10  | μΑ   |  |
| [FG Pin]  |   |   |   |   |   |  |  |
| Low-level output voltage  | V <sub>OL</sub> (FG)  | IFG = 5mA                                   |   | 0.1   | 0.3   | V  |  |
| Output leakage current  | IL(FG)  | VFG = 28V                                   |   |   | 10  | μА   |  |
| [FGFIL Pin]   |   |   |   |   |   |  |  |
| Charge current  | IFGFIL1   |   | -7  | -5  | -3  | μА   |  |
| Discharge current   | IFGFIL2   |   | 3   | 5   | 7   | μΑ   |  |
| [FG Amplifier Schmitt Block (IN1)]  |   |   |   | •   | •   |  |  |
| Amplifier gain  | G(FG)   | Design target value*.                       |   | 7   |   | Times  |  |
| Hysteresis  | V <sub>IS</sub> (FG)  | Design target value*. Input equivalent      |   | 8   |   | mV   |  |
| [S/S Pin]   |   |   |   | •   | •   |  |  |
| High-level input voltage  | V <sub>IH</sub> (SS)  |   | 2.0   |   | VREG  | V  |  |
| Low-level input voltage   | V <sub>IL</sub> (SS)  |   | 0   |   | 1.0   | V  |  |
|   |   |   | 0.0   | 2.9   | 3.2   | V  |  |
| Input open voltage  | V <sub>IO</sub> (SS)  |   | 2.6   |   | 3.2   | V  |  |
| Input open voltage Hysteresis   |   |   | 0.16  | 0.25  | 0.34  | V  |  |
|   | V <sub>IS</sub> (SS)  | VS/S = VREG                                 |   |   |   | V  |  |
| Hysteresis  | V <sub>IS</sub> (SS)  | VS/S = VREG<br>VS/S = 0V                    | 0.16  | 0.25  | 0.34  | V<br>μA  |  |
| Hysteresis High-level input current   | V <sub>IS</sub> (SS)  |   |   | 0.25  | 0.34  | V  |  |
| Hysteresis High-level input current Low-level input current   | V <sub>IS</sub> (SS)  |   | 0.16  | 0.25  | 0.34  | V<br>μΑ<br>μΑ  |  |
| Hysteresis High-level input current Low-level input current [PWMIN Pin]   | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  |   | 0.16  | 0.25  | 0.34  | V<br>μA  |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range  | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)   |   | -170  | 0.25  | 0.34  | V<br>μA<br>μA  |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range   | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI)   |   | 0.16<br>-170<br>2.0<br>0                                  | 0.25<br>100<br>-130                               | 0.34<br>130<br>50<br>VREG<br>1.0  | V<br>μA<br>μA<br>kHz                                 |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range   | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI)  V <sub>IO</sub> (PI)   |   | 0.16<br>-170<br>2.0<br>0<br>2.6                           | 0.25 100 -130                                     | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2   | V<br>μA<br>μA<br>kHz<br>V                            |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage  | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI)  V <sub>IO</sub> (PI)  V <sub>IS</sub> (PI)   |   | 0.16<br>-170<br>2.0<br>0                                  | 0.25<br>100<br>-130<br>2.9<br>0.25                | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2<br>0.34                                 | V<br>μΑ<br>μΑ<br>kHz<br>V<br>V<br>V                  |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current  | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI)  V <sub>IO</sub> (PI)  V <sub>IS</sub> (PI)  I <sub>IH</sub> (PI)   | VS/S = 0V                                   | 0.16<br>-170<br>2.0<br>0<br>2.6<br>0.16                   | 0.25<br>100<br>-130<br>2.9<br>0.25<br>100         | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2   | V μA μA ν κHz ν ν ν μA                               |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current Low-level input current  | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI)  V <sub>IO</sub> (PI)  V <sub>IS</sub> (PI)   | VS/S = 0V  VPWMIN = VREG                    | 0.16<br>-170<br>2.0<br>0<br>2.6                           | 0.25<br>100<br>-130<br>2.9<br>0.25                | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2<br>0.34                                 | V<br>μA<br>μA<br>kHz<br>V<br>V                       |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current Low-level input current  | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI)  V <sub>IO</sub> (PI)  V <sub>IS</sub> (PI)  I <sub>IH</sub> (PI)   | VS/S = 0V  VPWMIN = VREG                    | 0.16  -170  2.0  0  2.6  0.16  -170                       | 0.25<br>100<br>-130<br>2.9<br>0.25<br>100         | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2<br>0.34                                 | V<br>μΑ<br>μΑ<br>KHz<br>V<br>V<br>V<br>V<br>μΑ<br>μΑ |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current Low-level input current  [F/R Pin] High-level input voltage  | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IC</sub> (PI)  V <sub>IS</sub> (PI)  I <sub>IH</sub> (PI)  I <sub>IL</sub> (PI)  V <sub>IS</sub> (PI)  V <sub>IS</sub> (PI)  V <sub>IH</sub> (PI)                       | VS/S = 0V  VPWMIN = VREG                    | 0.16  -170  2.0  0 2.6  0.16  -170  2.0                   | 0.25<br>100<br>-130<br>2.9<br>0.25<br>100         | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2<br>0.34<br>130                          | V<br>μA<br>μA<br>kHz<br>V<br>V<br>V<br>μA<br>μA      |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current Low-level input current  [F/R Pin] High-level input voltage Low-level input voltage  | V <sub>IS</sub> (SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI)  V <sub>IS</sub> (PI)  I <sub>IH</sub> (PI)  I <sub>IL</sub> (PI)  V <sub>IS</sub> (PI)  V <sub>IS</sub> (PI)  V <sub>IH</sub> (PI)  V <sub>IL</sub> (PI) | VS/S = 0V  VPWMIN = VREG                    | 0.16  -170  2.0  0 2.6  0.16  -170  2.0  0                | 0.25<br>100<br>-130<br>2.9<br>0.25<br>100         | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2<br>0.34<br>130<br>VREG<br>1.0           | V μA μA  kHz V V ν μA μA  ν ν ν ν ν ν ν ν ν          |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current Low-level input current [F/R Pin] High-level input voltage Low-level input voltage   | VIS(SS)  IIH(SS)  IIL(SS)  IIL(SS)  IIL(SS)  IIL(SS)  IIL(PI)  VIH(PI)  VIO(PI)  VIS(PI)  IIH(PI)  IIL(PI)  VIH(FR)  VIH(FR)  VIH(FR)  VIO(FR)  | VS/S = 0V  VPWMIN = VREG                    | 0.16  -170  2.0  0.16  0.16  -170  2.0  VREG-0.5          | 0.25<br>100<br>-130<br>2.9<br>0.25<br>100<br>-130 | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2<br>0.34<br>130<br>VREG<br>1.0<br>VREG   | V μA μA  kHz V V ν μA μA  ν ν ν ν ν ν ν ν ν          |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current Low-level input current [F/R Pin] High-level input voltage Low-level input voltage Low-level input voltage Low-level input voltage Input open voltage Hysteresis | VIS(SS)  I <sub>IH</sub> (SS)  I <sub>IL</sub> (SS)  f(PI)  VIH(PI)  VIL(PI)  VIS(PI)  IIH(PI)  IIL(PI)  VIH(FR)  VIH(FR)  VIL(FR)  VIL(FR)  VIS(FR)  | VS/S = 0V  VPWMIN = VREG  VPWMIN = 0V       | 0.16  -170  2.0  0 2.6  0.16  -170  2.0  0 VREG-0.5  0.16 | 0.25<br>100<br>-130<br>2.9<br>0.25<br>100<br>-130 | 0.34<br>130<br>VREG<br>1.0<br>3.2<br>0.34<br>130<br>VREG<br>1.0<br>VREG<br>0.34 | V μA μA  KHz V V V μA μA  μA  V V V ν ν ν ν ν ν ν ν  |  |
| Hysteresis High-level input current Low-level input current  [PWMIN Pin] Input frequency range High-level input voltage range Low-level input voltage range Input open voltage Hysteresis High-level input current Low-level input current  [F/R Pin] High-level input voltage Low-level input voltage  | VIS(SS)  IIH(SS)  IIL(SS)  IIL(SS)  IIL(SS)  IIL(SS)  IIL(SS)  IIH(PI)  VIL(PI)  VIS(PI)  IIH(PI)  IIH(PI)  VIH(FR)  VIH(FR)  VIH(FR)  VIO(FR)  | VS/S = 0V  VPWMIN = VREG                    | 0.16  -170  2.0  0.16  0.16  -170  2.0  VREG-0.5          | 0.25<br>100<br>-130<br>2.9<br>0.25<br>100<br>-130 | 0.34<br>130<br>50<br>VREG<br>1.0<br>3.2<br>0.34<br>130<br>VREG<br>1.0<br>VREG   | V μA μA  kHz V V γ μA μA  ν ν ν μA μA                |  |


 $<sup>\</sup>ensuremath{^{\star}}\xspace$  . Design target value and no measurement was made.

# **Package Dimensions**

unit: mm (typ)

3251







## **Truth Table**

|   | Course Cial | Source→Sink F/R = "L" |     |     | F/R = "H" |     |     |
|---|-------------|-----------------------|-----|-----|-----------|-----|-----|
|   | Source→Sink | IN1                   | IN2 | IN3 | IN1       | IN2 | IN3 |
| 1 | OUT2→OUT1   | Н                     | L   | Н   | L         | Н   | L   |
| 2 | OUT3→OUT1   | Н                     | L   | L   | L         | Н   | Н   |
| 3 | OUT3→OUT2   | Н                     | Н   | L   | L         | L   | Н   |
| 4 | OUT1→OUT2   | L                     | Н   | L   | Н         | L   | Н   |
| 5 | OUT1→OUT3   | L                     | Н   | Н   | Н         | L   | L   |
| 6 | OUT2→OUT3   | L                     | L   | Н   | Н         | Н   | L   |

# **Pin Assignment**





## **Pin Functions**

| FIIIF      | unctions |  |                    |
|------------|----------|--|--------------------|
| Pin<br>No. | Symbol   | Pin Description  | Equivalent Circuit |
| 34         | OUT1     | Motor drive output   | V                  |
| 36         | OUT2     |  | V <sub>CC</sub>    |
| 2          | OUT3     |  | → VD (7)           |
| 4          | GND2     | Motor drive output system ground   | 300Ω VM 9          |
| 7          | VD       | Low side output transistor drive current supply  | 2 (34) (36)        |
| 9          | VM       | Motor drive output power supply and output current   |                    |
|            |          | detection.   |                    |
|            |          | Connect a resistor (Rf) between this pin and V <sub>CC</sub> .                                       |                    |
|            |          | The output current is limited to a value determined by the equation IOUT = VRF/Rf.                   | (4)                |
|            |          | by the equation $1001 = \sqrt{11}/\sqrt{1}$ .  | 4                  |
| 8          | VCC      | Power supply   |                    |
|            | \/D=0    | (Systems other than the motor drive output)  |                    |
| 10         | VREG     | 5V regulator output Connect a capacitor (about 0.1μF) between this pin and ground for stabilization. | VCC (10)           |

| Continued  | from precedi | ng page.  |                    |
|------------|--------------|---|--------------------|
| Pin<br>No. | Symbol       | Pin Description   | Equivalent Circuit |
| 11         | LVS          | Undervoltage protection voltage detection.  Connect this pin to VREG if the VREG level is to be detected.  If the V <sub>CC</sub> level is to be detected, insert a zener diode in series to set the detection level. | VREG  52kΩ  11     |
| 12         | FGFIL        | FG filter.  Normally, this IC will be used with this pin open.  Connect a capacitor between this pin and ground if noise on the FG signal becomes a problem.  | VREG 300Ω 12       |
| 14         | FC           | Control loop frequency characteristics correction.  Connect a capacitor between this pin and ground.  | VREG  300Ω  14     |
| 15         | CSD          | Constraint protection circuit operating time setting.   | VREG (15)          |
| 16         | FG           | One hall-effect sensor FG output. (This is an open-collector output.)   | VREG (16)          |

|            | from precedi | ng page.  |                                   |
|------------|--------------|---|-----------------------------------|
| Pin<br>No. | Symbol       | Pin Description   | Equivalent Circuit                |
| 17         | RD           | Motor constrained state detection output (This is an open-collector output.) When the motor is constrained: high, when the motor is turning: low.                             | VREG (17)                         |
| 18         | PWM<br>IN    | PWM pulse input.  When low the output will be on and when high the outputs will be off. If this pin is used to control this IC, connect EI- to ground and connect EI+ to TOC. | VREG  GYOE  GYOE  GYOE  GYOE  18  |
| 20         | S/S          | Start/stop control. Low: start, high or open: stop.   | VREG  Sign 5k\Omega 20            |
| 21<br>22   | EI+<br>EI-   | CTL amplifier noninverting input CTL amplifier inverting input  | VREG  21  300Ω  21  300Ω  22      |
| 23         | TOC          | PWM waveform comparator (CTL amplifier output)  | VREG  W  W  CS  W  PWM comparator |

Continued from preceding page.

| Continued                        | from precedi                                 | ing page.   |                            |
|----------------------------------|--|---|----------------------------|
| Pin<br>No.                       | Symbol                                       | Pin Description   | Equivalent Circuit         |
| 25                               | PWM  | PWM oscillator frequency setting.  Connect a capacitor between this pin and ground.  A frequency of about 20kHz can be set by using a 2200pF capacitor.   | VREG  200Ω  200Ω  200Ω  25 |
| 26                               | GND1   | Ground (For circuits other than the motor drive output system)  |                            |
| 28<br>27<br>30<br>29<br>32<br>31 | IN1+<br>IN1-<br>IN2+<br>IN2-<br>IN3+<br>IN3- | Hall effect sensor inputs High when IN+ > IN-, low for the reverse state. Signal inputs with an amplitude (differential) of at least 50mVp-p are desirable for the Hall inputs. If noise is a problem, connect capacitors between the IN+ and IN- inputs. | VREG 300Ω 300Ω W 28 30 32  |
| 33                               | F/R  | Forward/reverse control Low: forward, high or open: reverse.  | VREG                       |
| 1,3<br>5,6<br>13,19<br>24,35     | NC   | No connection.  The NC pins may be used for wiring connections.   |                            |
| ,-2                              | FRAME  | Frame connection The FRAME pin is connected internally to the IC surface metal parts. Both must be used in the electrically open state.   |                            |

## LB11693JH Overview

#### 1. Output Drive Circuit

The LB11693JH reduces motor vibration and noise by switching the output current smoothly when switching phases. Since the Hall input waveform is used for the change in (slope of) the output current during phase switching, if the slope of the Hall input waveform is too steep, the change in the output current during phase switching will also be too steep and the effectiveness of this technique at lowering vibration and noise effect will be reduced. Thus the slope of the Hall input waveform requires attention during application design.

Low side output transistor PWM switching is used for motor speed control. The drive output is adjusted by changing the duty. The diodes between the outputs and VM used for the regenerative current when the PWM signal is in the off state are built in.

If the slope (amplitude) of the Hall input waveform is large, and if used with a high current, the parasitic diodes between the outputs and ground will operate due to the low side kickback during phase switching. If problems such as disruption of the waveforms occur, connect either rectifying diodes or Schottky diodes between the outputs and ground.

## 2. Power Supply Stabilization

Since the LB11693JH uses a control method based on PWM switching, the power supply lines are susceptible to disruption. Electrolytic capacitors with an adequate capacitance for stabilization must be connected between  $V_{CC}$  and ground. If diodes are inserted in the power supply lines to prevent destruction of the equipment if the power supply is connected in reverse, the power supply lines will be particularly susceptible to disruption. In this case, even larger capacitors must be used. The connected electrolytic capacitors must be located as close as possible to the IC pins ( $V_{CC}$ ,  $V_{CC}$ ,  $V_{CC}$ , and  $V_{CC}$ ). If the electrolytic capacitors cannot be attached close to the pins due to problems with the heat sink or other issues, ceramic capacitors of about  $0.1\mu F$  must be attached close to the pins.

#### 3. VREG Pin

At the same time as being the 5V regulator output, the VREG pin is also the power supply for the IC internal control circuits. Therefore, a capacitor of at least  $0.1\mu F$  must be connected between the VREG pin and ground to stabilize the control circuit power supply. The ground side of the connected capacitor must be connected to the GND1 pin with as short a line as possible.

#### 4. FC Pin

The capacitor connected to the FC pin is required to correct the control loop's frequency characteristics. (It should be about  $0.1\mu F$ .)

## 5. VD Pin

The VD pin supplies the low side output transistor drive current (a maximum of about 0.1A). The IC internal power consumption is suppressed by connecting a resistor between the  $V_{CC}$  and VD pins and dividing power consumption due to the low side output transistor drive current with that resistor. Although the IC internal power consumption due to the drive current can be reduced by lowering the VD pin voltage, a voltage of at least 4V must be assured at the VD pin. Use a resistor in the range from about  $50\Omega$  (0.5W) to about  $100\Omega$  (1W) between the  $V_{CC}$  and VD pins when the LB11693JH is used with  $V_{CC} = 24V$ .

#### 6. Hall Effect Sensor Input Signals

Signal inputs with an amplitude (differential) of at least 50mVp-p are required for the Hall inputs. If the output waveforms are disrupted by noise, capacitors must be connected between the Hall input pins (the + and - sides).

#### 7. Current Limiter Circuit

The current limiter circuit limits the peak value of the output current to a current determined by the equation I = VRF/Rf (where VRF = 0.5V (typical), Rf = current detection resistor value). When the limiter operates, it suppresses the current by PWM control of the low side output transistor at the PWM frequency determined by the external capacitor connected to the PWM pin, in particular, by reducing the on duty.

#### 8. Forward/Reverse Switching

The LB11693JH was designed assuming that forward/reverse switching would not be performed while the motor is operating. We recommend that the F/R pin be held fixed at either the low (forward) or high (reverse) level when the motor is turning. Although it will be pulled up to the high level by an internal pull-up resistor (about  $40k\Omega$ ) when left open, this must be strengthened by an external resistor if fluctuations are large.

If the direction is switched while the motor is turning, large currents will flow due to the braking operation. The LB11693JH's current limiter circuit, however, cannot limit this braking current. Therefore, forward/reverse switching during motor rotation is only possible if the braking current is limited to a value under IO max (1.8A) by the motor coil resistance or other circuit or phenomenon. Furthermore, since through current will flow in the high and low side transistors at the instant the switch occurs with switching that only uses the F/R pin, applications must provide a rive off period for switching directions. A drive off period must be provided by either setting the IC to the stopped state with the S/S pin or setting the PWM signal to the 0% duty state with the TOC and PWMIN pins, and the F/R pin must only be switched during that period to prevent through current.

#### 9. Power Saving Circuit

This IC can be set to a power saving state in which current consumption is reduced by setting it to the stopped state with the S/S pin. The bias current to most of the circuits in the IC is cut off in this power saving state. Note, however, that the 5V regulator output is still provided in the power saving state.

#### 10. Notes on the PWM Frequency

The PWM frequency is determined by the capacitance (F) of the capacitor connected to the PWM pin.  $fPWM\approx1/(23400\times C)$ 

A frequency in the range 15 to 25kHz is desirable for the PWM frequency. The ground side of the connected capacitor must be connected to the GND1 pin by as short a line as possible.

#### 11. Control Methods

The output duty can be controlled by either of the following methods.

• Comparison of the TOC pin voltage with the PWM oscillator waveform

This method determines the low side output transistor duty according to the result of comparing the TOC pin voltage with the PWM oscillator waveform. The PWM duty will be 0% when the TOC pin voltage is under about 1.3V and will be 100% when that voltage is over about 3.0V.

Since the TOC pin is the output of the CTL amplifier, a control voltage cannot be directly input to the TOC pin. Accordingly, the CTL amplifier is normally used as a full feedback amplifier (by connecting the EI- pin to the TOC pin) and inputting a DC voltage to the EI pin (here the TOC voltage will be equal to the EI+ pin voltage). When the EI+ pin voltage increases, the output duty will increase as well. Since the motor will be driven if the EI+ pin is in the open state, a pull-down resistor should be connected to the EI+ pin in applications where this is not desirable.

A low level must be input to the PWMIN pin (or it must be connected to ground) if the TOC pin voltage control system is used.

#### • PWMIN pulse input


A 15 to 25kHz frequency pulse signal can be input to the PWMIN pin and the low side output transistor duty can be controlled based on the duty of that input signal. When the PWMIN pin is low, the output will be on, and when high, the output will be off. When the PWMIN pin is open, the input will go to the high level and the output will be off


If PWMIN pin control is used, the EI- pin must be connected to ground and the EI+ pin must be connected to the TOC pin.

## 12. Undervoltage Protection Circuit

The undervoltage protection circuit turns off the low side output transistor if the LVS pin voltage falls below the circuit's operating voltage (about 3.8V). This operating voltage is the detection level for a 5V system. The detection level can be increased by connecting a zener diode in series with the LVS pin to apply a level shift to the detection level. The current flowing into the LVS pin during detection is about 65µA.

To suppress variations in the zener voltage, it is necessary to stabilize the rise of the zener diode voltage by increasing the current that flows in the zener diode. If this is necessary, insert a resistor between the LVS pin and ground.





#### 13. Motor Constraint Protection Circuit

When motor motion is constrained, the external capacitor connected to the CSD pin will be alternately charged (up to about 3.0V) with a constant current of about 2.4 $\mu$ A and discharged with a constant current of about 0.17 $\mu$ A (to about 1.0V). Thus the CSD pin voltage will have a sawtooth waveform. The motor constraint protection circuit turns the motor (the low side output transistor) on or off repeatedly based on this sawtooth waveform. Motor drive will be on during the period the CSD pin external capacitor is being charged from about 1.0V to about 3.0V and will be off when it is being discharged from about 3.0V to about 1.0V. The drive on/off operation protects the IC and the motor when the motor is physically constrained from moving. If a 0.47 $\mu$ F capacitor is connected to the CSD pin, the IC will iterate an on/off cycle in which drive is on for about 0.4 seconds and off for about 5.5 seconds.

While the motor is turning, the CSD pin voltage will be held at a certain voltage (that depends on the motor speed) by (a) a CSD pin external capacitor discharge operation based on about  $10\mu s$  discharge pulses generated internally in the IC when the Hall input IN1 switches (that is, on rising and falling edges on the FG output) and (b) a charge operation on that capacitor by a constant current of about  $2.4\mu A$ .

Since the Hall input IN1 does not switch when the motor is physically constrained, the discharge pulses are not generated and the CSD pin external capacitor will be charged to about 3.0V by the constant current of about  $2.4\mu A$ . The motor constraint protection circuit operates when the capacitor reaches about 3.0V. The constraint protection operation will be released when the motor constraint is released.

If the motor speed is extremely low, the CSD pin voltage during that motor rotation will be held at a comparatively high voltage, and if that voltage reaches about 3.0V, the constraint protection function will operate. Since the constraint protection function will operate if the Hall input IN1 frequency falls below about 10Hz, caution is required when using the motor constraint protection circuit with motors that will operate at low speeds.

Connect the CSD pin to ground if the motor constraint protection circuit is not used.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of September, 2010. Specifications and information herein are subject to change without notice.