LB1991



# Three-Phase Brushless Motor Driver for Portable VCR Capstan Motors

### **Overview**

The LB1991V is a 3-phase brushless motor driver IC that is optimal for driving the capstan motor in portable VCR products.

## **Functions**

- 3-phase full-wave voltage drive technique (120° voltage-linear technique)
- Torque ripple correction circuit (overlap correction)
- Speed control technique based on motor voltage and current control.
- Built-in FG comparators
- Built-in thermal shutdown circuit

## **Package Dimensions**

unit: mm

3175A-SSOP24



### **Specifications** Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
	V <sub>CC</sub> 1 max		10	V
Maximum supply voltage	V <sub>CC</sub> 2 max		11	V
	V <sub>S</sub> max		11	V
Applied output voltage	V <sub>O</sub> max		V <sub>S</sub> + 2	V
Maximum output current	I <sub>O</sub> max		1.0	А
Allowable power dissipation	Pd max	Independent IC	440	mW
Operating temperature Topr			-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

### LB1991V

## Allowable Operating Ranges at $Ta=25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
	V <sub>CC</sub> 1	$V_{CC}1 \leq V_{CC}2$	2.7 to 6.0	V
Supply voltage	V <sub>CC</sub> 2		3.5 to 9.0	V
	Vs		Up to $V_{CC}2$	V
Hall input amplitude	V <sub>HALL</sub>	Between Hall effect element inputs	±20 to ±80	mVp-p

## Electrical Characteristics at Ta = $25^{\circ}$ C, V<sub>CC</sub>1 = 3 V, V<sub>CC</sub>2 = 4.75 V, V<sub>S</sub> = 1.5 V

Parameter	Symbol	Conditions	Ratings			Llnit	
Faranielei			min	typ	max		
[Supply Current]							
V <sub>CC</sub> 1 current drain	I <sub>CC</sub> 1	I <sub>OUT</sub> = 100 mA		3	5	mA	
V <sub>CC</sub> 2 current drain	I <sub>CC</sub> 2	I <sub>OUT</sub> = 100 mA		7.0	10.0	mA	
V <sub>CC</sub> 1 quiescent current	I <sub>CC</sub> 1Q	V <sub>STBY</sub> = 0 V		1.5	3.0	mA	
V <sub>CC</sub> 2 quiescent current	I <sub>CC</sub> 2Q	V <sub>STBY</sub> = 0 V			100	μA	
VS quiescent current	I <sub>S</sub> Q	V <sub>STBY</sub> = 0 V		75	100	μA	
[VX1]							
High side residual voltage	V <sub>XH</sub> 1	I <sub>OUT</sub> = 0.2 A	0.15	0.22	0.29	V	
Low side residual voltage	V <sub>XL</sub> 1	I <sub>OUT</sub> = 0.2 A	0.15	0.20	0.25	V	
[VX2]			•				
High side residual voltage	V <sub>XH</sub> 2	I <sub>OUT</sub> = 0.5 A		0.25	0.40	V	
Low side residual voltage	V <sub>XL</sub> 2	I <sub>OUT</sub> = 0.5 A		0.25	0.40	V	
Output saturation voltage	V <sub>O</sub> (sat)	I <sub>OUT</sub> = 0.8 A, Sink + Source			1.4	V	
Overlap	O.L	$R_L = 39 \ \Omega \times 3$ , Rangle = 20 k $\Omega$ *2	73	80	87	%	
High/low overlap difference	Δ0.L	(Average upper side overlap) – (Average lower side overlap) *2	-8		+8	%	
[Hall Amplifiers]			•				
Input offset voltage	V <sub>HOFF</sub>	*1	-5		+5	mV	
Common-mode input voltage range	V <sub>HCM</sub>	Rangle = 20 k $\Omega$	0.95		2.1	V	
I/O voltage gain	V <sub>GVH</sub>	Rangle = 20 k $\Omega$	25.5	28.5	31.5	dB	
[Standby Pin]							
High-level voltage	V <sub>STH</sub>		2.5			V	
Low-level voltage	V <sub>STL</sub>				0.4	V	
Input current	I <sub>STIN</sub>	V <sub>STBY</sub> = 3 V		25	40	μA	
Leakage current	I <sub>STLK</sub>	V <sub>STBY</sub> = 0 V			-30	μA	
[FRC Pin]							
High-level voltage	V <sub>FRCH</sub>		2.5			V	
Low-level voltage	V <sub>FRCL</sub>				0.4	V	
Input current	I <sub>FRCIN</sub>	V <sub>FRC</sub> = 3 V		20	30	μΑ	
Leakage current	I <sub>FRCLK</sub>	V <sub>FRC</sub> = 0 V			-30	μΑ	
[VH]			-				
Hall supply voltage	V <sub>HALL</sub>	$I_{H} = 5 \text{ mA}, V_{H}(+) - V_{H}(-)$	0.85	0.95	1.05	V	
(-) pin voltage	V <sub>H</sub> (–)	I <sub>H</sub> = 5 mA	0.81	0.88	0.95	V	
[FG Comparator]							
Input offset voltage	V <sub>FGOFF</sub>		-3		+3	mV	
Input bias voltage	I <sub>bFG</sub>	$V_{FGIN}$ + = $V_{FGIN}$ - = 1.5 V			500	nA	
Input bias current offset	$\Delta I_{bFG}$	$V_{FGIN}$ + = $V_{FGIN}$ - = 1.5 V	-100		+100	nA	
Common-mode input voltage range	V <sub>FGCM</sub>		1.2		2.5	V	
Output high-level voltage	V <sub>FGOH</sub>	At the internal pull-up resistors	2.8			V	
Output low-level voltage	V <sub>FGOL</sub>	At the internal pull-up resistors			0.2	V	
Voltage gain	V <sub>GFG</sub>	*1		100		dB	
Output current (sink)	I <sub>FGOS</sub>	For the output pin low level			5	mA	
[TSD]							
TSD operating temperature	T-TSD	Design target value *1		180		°C	
TSD temperature hysteresis	ΔTSD	Design target value *1		20		°C	

Notes: 1. Items specified as design target values in the conditions column are not tested. 2. The standard for overlap is the value as measured.



#### **Pin Assignment**



#### **Truth Table**

		-			
	Source phase $\rightarrow$ Sink phase	Hall input		FRC	
1	$V\toW$	ц	Н	L	Н
	$W\toV$				L
2	$U\toW$	ц	L	L	Н
	$W\toU$				L
3	$U\toV$	ц	L	н	Н
	$V\toU$				L
4	$W\toV$		L	ц	н
	$V\toW$				L
5	$W\toU$		н	н	Н
	$U\toW$				L
6	$V \rightarrow U$		н		Н
	$U\toV$			L	L

Note: The "H" entries in the FRC column indicate a voltage of 2.50 V or higher, and the "L" entries indicate a voltage of 0.4 V or lower. (When V<sub>CC</sub>1 is 3 V.) At the Hall inputs, for each phase a high-level input is the state where the (+) input is 0.02 V or higher than the (–) input. Similarly, a low-level input is the state where the (+) input is 0.02 V or lower than the (–) input.

### **Pin Functions**

Pin No.	Pin	Equivalent circuit	Pin function
1	V <sub>CC</sub> 1	Supply voltage for all circuits other than the IC internal output block and the amplitude control block.	
2	V <sub>CC</sub> 2	Supply voltage for the IC internal output control block and the amplitude control block.	
3	Vs	Motor drive power supply. The voltage applied to this pin must not exceed $V_{\mbox{CC}}\mbox{2}.$	
5	U <sub>OUT</sub>	U phase output	1/2× <u>Vs</u>
7	V <sub>OUT</sub>	V phase output (These outputs include built-in spark killer diodes.)	5kΩ 1/4×Vs 5kΩ 5kΩ
9	Wout	W phase output	7777 Litti A09826
6, 8	R <sub>f</sub>	Ground for the output power transistors	
10	VH+ VH-	Hall element bias voltage supply A voltage that is typically 0.95 V is generated between the VH <sup>+</sup> and VH <sup>-</sup> pins. (When $\rm I_{H}$ is 5 mA.)	About 1.9V WH+ 20K0 WH+ 20K0 WH+ 20K0 MO About A
13	GND	Ground for circuits other than the output transistor The Rf pin potential is the lowest output transistor potential.	
14	FRC	Forward/reverse selection. Applications can select motor forward or reverse direction rotation using this pin. (This pin has hysteresis characteristics.)	
15	STBY	Selects the bias supply for all circuits other than the FG comparators. The bias supply is cut when this pin is set to the low level.	
16 17	U <sub>IN</sub> 1 U <sub>IN</sub> 2	U phase Hall element input The logic high level is the state where the IN+ voltage is greater than the IN- voltage.	
18 19	V <sub>IN</sub> 1 V <sub>IN</sub> 2	V phase Hall element input The logic high level is the state where the IN+ voltage is greater than the IN- voltage.	$4k_{\Omega} \ge 4k_{\Omega} \ge 200\Omega$ Each input of true 2
20 21	W <sub>IN</sub> 1 W <sub>IN</sub> 2	W phase Hall element input The logic high level is the state where the IN+ voltage is greater than the IN- voltage.	
12	ANGLE	Hall input/output gain control. The gain is controlled by the resistor connected between this pin and ground.	ANGLE
22	FG <sub>IN</sub> +	FG comparator noninverting inputs. There is no internally applied bias.	ν <sub>CC1</sub> 15kΩξ ξ20kΩ
23	FG <sub>IN</sub> –	FG comparator inverting inputs. There is no internally applied bias.	
24	FG <sub>OUT</sub>	FG comparator outputs. There is an internal 20-k $\Omega$ resistor load.	

### **Block Diagram**





#### **Overlap Generation and Calculation Method**

[Overlap Generation]

Since the voltage generated in the amplitude control block is, taking the center point as the reference,  $2 \times \langle \text{overlap} \rangle \times (1/2 \text{ V}_S - \text{V}_X)$  on one side, the intersection point of the waveform will be  $\langle \text{overlap} \rangle \times (1/2 \text{ V}_S - \text{V}_X)$  from the center point.

To clamp that waveform at  $(1/2 V_S - V_X)$  referenced to the center point the overlap must be: A/B × 100 = <overlap> × 100 (%).

#### [Overlap Calculation]

• Upper side overlap

 $\begin{array}{l} \mbox{Calculated center point: } V_N = \frac{(V_S - V_{XH} - V_{XL})}{2} + V_{XL} = -\frac{(V_S - V_{XH} + V_{XL})}{2} \\ \mbox{Since } A = V\alpha - V_N, \mbox{ } B = V_S - V_{XH} - V_N, \mbox{ the upper side overlap will be:} \\ \mbox{coverlap} > = -\frac{A}{B} = \frac{V\alpha - ((V_S - V_{XH} + V_{XL})/2)}{V_S - V_{XH} - ((V_S - V_{XH} + V_{XL})/2)} \times 100 \ (\%) \end{array}$ 

Which can be calculated as:

=

$$\frac{2V\alpha - (V_{S} - V_{XH}) - V_{XL}}{(V_{S} - V_{XH}) - V_{XL}} \times 100 \ (\%).$$

· Lower side overlap

Since  $C = V_N - V\beta$ , and  $D = V_N - V_{XL}$ , the lower side overlap will be:

 $< verlap > = \frac{C}{D} = \frac{((V_S - V_{XH} + V_{XL})/2) - V\beta}{((V_S - V_{XH} + V_{XL})/2) - V_{XL}} \times 100$ Which can be calculated as:

$$= \frac{(V_{S} - V_{XH}) - V_{XL} - 2V\beta}{(V_{S} - V_{XH}) - V_{XL}} \times 100 \,(\%).$$

## **Test Circuit**



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1999. Specifications and information herein are subject to change without notice.