No.1374E

CMOS IC LC7533

3V Electronic Volume Control

Use

Attenuation of signal

SANY (

Features

- · CMOS process 3V typ. operation
- Up/down operation is performed with SW input.
- 4-bit, 16-step counter. Step 6* is set with initial input (INIT).
- · Center tap provided.
- Maximum attenuation : 60dB or less
- Attenuation curve : Pseudo curve A. Left/right simultaneous setting.
- *: Step 6 means mode 6.


		~		•.	
Absolute Maximum Ratings at	$t Ta = 25^{\circ}$	C		unit	
Maximum Supply Voltage	V _{DD} m	ax	V _{SS} to 6	v	
Supply Voltage	VI		V_{SS} to V_{DD}	V	
Allowable Power Dissipation	Pd max	ĸ	100	mW	
Operating Temperature	Topr		-30 to $+75$. °C	
Storage Temperature	Tstg		-40 to $+125$	°C	
Allowable Operating Condition	ons at Ta	=25°C		unit	
Supply Voltage	V_{DD}		2.1 to 5.0	V	
Input 'H'-Level Voltage	V_{IH1}	INIT,CE pin	$0.7 V_{DD}$ to V_{DD}	V	
-	V _{IH2}	UP, DN, CR pin	$0.9V_{DD}$ to V_{DD}	v	
Input 'L'-Level Voltage	V_{IL1}	ĪNIT,CE	0 to 0.3V _{DD}	v	
	V_{1L2}	UP, DN, CR	V_{SS} to $0.1 V_{DD}$	v	
Electrical Characteristics at T	a=25°C		min ty	p max	unit
Signal Distortion	THD_1	$V_{DD} = 3V, R_L = 50k\Omega, f = 1kHz$		0.5	%
	THD_2	$V_{DD} = 2.1 V, R_L = 50 k\Omega, f = 1 kHz$		1	%
Output at Attenuation Mode	X _{OUT}	0dBm input,1kHz,51k Ω load		-60	dB

Continued on next page.

Package Dimensions (unit: mm)

3006B-D16IC





SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Continued from	preceding page.
----------------	-----------------

			min	typ	max	unit
Signal Transmit Delay Time	t_d	Between IN and OUT,no load		1		μs
Inpût Impedance	ri	UP,DN,CE only	100		400	kΩ
Output Noise Voltage	V _{NO}	$V_{DD} = 3V, R_L = 50k\Omega, STEP$ "0"			8	μV
Input 'H'-Level Current	I_{IH}	$CE pin, V_{DD} = 3V, V_I = 3V$			40	μA
Input 'L'-Level Current	I_{IL}	$\overline{\text{UP}},\overline{\text{DN}}$ pin, $V_{\text{DD}} = 3V, V_1 = 0V$	- 55			μA
Attenuation Balance	ΔV	Pins OUT1,2,other than STEP "0"	- 2	0	2	dB
		(Note 1)				
Channel Balance	ΔV_{O}	Between pins OUT1,2,other than	-2		2	dB
		STEP "0" (Note 2)				
Current Dissipation	IDD	$V_{DD} = 3V, CE = V_{DD}, \overline{INIT} = V_{DD},$			1	mA
		other pins : OPEN				
	[l _{DD}	$V_{DD} = 3V, CE = V_{SS}, \overline{INIT} = V_{DD},$			1	μA
	BACK UI	e other pins : OPEN				
Crosstalk between Channels	\mathbf{CT}	$V_{DD} = 1.5 V, V_{SS} = -1.5 V, V_M = 0 V,$		85		dB
		$f = 1k\Omega, 1Vrms$ input,				
		test side input : 1kΩ short				
Minimum Pulse Width	T _{UP/DN}	$T = (CR \text{ oscillation cycle}) \overline{UP}, \overline{DN} \text{ pin}$		1.5_{T}		ms
	T_{INIT}	INIT pin	2			μs
Note 1 (1) $\Delta V = 20 \log 10 V_{OL}$	JT/VTYP					


 V_{OUT} : OUT1 (OUT2) output level


V_{TYP}: Standard output level

(2) Satisfy V_{OUT} (STEP N) $< V_{OUT}$ (STEP N + 1)

Note 2 (1) $\Delta V_0 = 20\log 10 V_{OUT1}/V_{OUT2}$

Pin Assignment






No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
Anyone purchasing any products described or contained herein for an above-mentioned use shall:


 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.



(4 bit)

Sample Application Circuit [LC7533 DIP16]



The larger the capacity is (appro. $100\mu F$),

the better the characteristics of attenuation and closstalk.

Unit (resistance: Ω , capacitance: F)

Note 1 : The TEST pin is bonded only when the MFP20 is used.

Pin Description

CR

ĊЕ

Pin Name	Pin Number	Description	
IN1, IN2	4, 12	Input pin for volume control	
OUT1, OUT2	7,9	Output pin for volume control	
V _{M1} , V _{M2}	6,10	Bias pin. When operated form single supply, $1/2V_{DD}$ is applied to this pin.	
C _{T1} , C _{T2}	5, 11	Tap pin provided at the center of volume control. By connecting C and R to this pin, the loudness can be controlled.	
CE	3	When this pin is set to "L", the current dissipation is reduced. This pin must be "L" at backup mode.	
ĪNIT	13	Initial pin. When set to "L", the 6th step is reached.	
ŪP	16	When the level on this pin is made to fall, the step rises and the volume goes up. When held at "L", the volume goes up; if set to "H", the volume stops going up at a step reached at that moment. The step stops at the MSB position.	
DN	14	The \overline{DN} operation is the reverse of \overline{UP} . When the \overline{UP} , \overline{DI} are set to "L" at the same time, the \overline{UP} is given priority. The step stops at the LSB position.	
CR	15	Pin for connecting R, C on which the rate of step depends.	
V _{DD}	2	Power supply pin (+)	
V _{SS}	8	Ground	
NC	1	No bonding exists on the inside of NC pin. Connected to V_{DD} or V_{SS} is recommended.	

LC7533