

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company



CMOS IC
Static Drive, 1/2-Duty Drive
General-Purpose LCD
Display Driver

Overview

The LC75832E and 75832W are static drive or 1/2-duty drive, microcontroller-controlled general-purpose LCD drivers that can be used in applications such as frequency display in products with electronic tuning. In addition to being capable to drive up to 108 segments directly, they can control up to 4 general-purpose output ports. Since the LC75832E and LC75832W use separate power supply systems for the LCD drive block and the logic block, the LCD driver block power-supply voltage can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.

Features

- Serial data control of switching between static drive mode and 1/2 duty drive mode.
- Up to 54 segments can be displayed in static drive (1/1 duty) mode and up to 108 segments can be displayed in 1/2 duty drive mode.
- Serial data input supports CCB* format communication with the system controller.
- Serial data control of the power-saving mode based backup function and the all segments forced off function.
- Serial data control of switching between the segment output port and general-purpose output port functions (up to 4 general-purpose output ports).
- Serial data control of the frame frequency of the common and segment output waveforms.
- Either RC oscillator operating or external clock operating mode can be selected with the serial control data.
- High generality, since display data is displayed directly without the intervention of a decoder circuit.
- Independent V_{LCD} for the LCD driver block (V_{LCD} can be set to any voltage in the range of 2.7 to 6.0 volts.) regardless of the logic block supply-voltage.
- The INH pin allows the display to be forced to the off state.
- Allows compatible operation with the LC75822 (822 mode transfer function).

• CCB is a registrered trademark of SANYO Semiconductor Co., Ltd.

• CCB" is SANYO Semiconductor's original bus format. All bus addresses managed by SANYO Semiconductor for this format.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd. http://semicon.sanyo.com/en/network

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	
	V _{LCD} max	V _{LCD}	-0.3 to +7.0	V
Input voltage	V _{IN} 1	CE, CL, DI, INH	-0.3 to +7.0	
	V _{IN} 2	OSC	-0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT} 1	OSC	-0.3 to V _{DD} +0.3	
	V _{OUT} 2	S1 to S54, COM1, COM2, P1 to P4	-0.3 to V _{LCD} +0.3	V
Output current	IOUT1	S1 to S54	300	μΑ
	IOUT ²	COM1, COM2	3	
	IOUT ³	P1 to P4	5	mA
Allowable power dissipation	Pd max	Ta=105°C	100	mW
Operating temperature	Topr		-40 to +105	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at Ta = -40 to $+105^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Conditions			Ratings		unit
Falameter	Symbol			min	typ	max	unit
Supply voltage	V _{DD}	V _{DD}		2.7		6.0	V
	VLCD	V _{LCD}		2.7		6.0	v
Input high-level voltage	V _{IH} 1	CE, CL, DI, INH		0.8V _{DD}		6.0	V
	V _{IH} 2	OSC external cl	ock operating mode	0.7V _{DD}		V _{DD}	v
Input low-level voltage	V _{IL} 1	CE, CL, DI, INH		0		0.2V _{DD}	V
	V _{IL} 2	OSC external cl	ock operating mode	0		0.3V _{DD}	V
Recommended external resistor for RC oscillation	Rosc	OSC RC oscillat	or operating mode		39		kΩ
Recommended external capacitor for RC oscillation	Cosc	OSC RC oscillat	or operating mode		1000		pF
Guaranteed range of RC oscillation	fosc	OSC RC oscillat	19	38	76	kHz	
External clock operating frequency	^f CK	OSC external cl	ock operating mode [Figure 3]	19	38	76	kHz
External clock duty cycle	DCK	OSC external cl	ock operating mode [Figure 3]	30	50	70	%
Data setup time	tds	CL, DI	[Figure 1][Figure 2]	160			ns
Data hold time	tdh	CL, DI	[Figure 1][Figure 2]	160			ns
CE wait time	tcp	CE, CL	[Figure 1][Figure 2]	160			ns
CE setup time	tcs	CE, CL	[Figure 1][Figure 2]	160			ns
CE hold time	tch	CE, CL	[Figure 1][Figure 2]	160			ns
High-level clock pulse width	tøH	CL	[Figure 1][Figure 2]	160			ns
Low-level clock pulse width	tφL	CL	[Figure 1][Figure 2]	160			ns
Rise time	tr	CE, CL, DI	[Figure 1][Figure 2]		160		ns
Fall time	tf	CE, CL, DI	[Figure 1][Figure 2]		160		ns
INH switching time	tc	ĪNĦ, CE	[Figure 4] to [Figure 7]	10			μs

LC75832E, 75832W

Parameter	Symbol	Pin	Conditions		Ratings		unit	
Falameter	Symbol	Pin	Conditions	min	typ	max	unit	
Hysteresis	V _H	CE, CL, DI, INH			0.1V _{DD}		V	
Input high-level current	I _{IH} 1	CE, CL, DI, INH	V _I =6.0V			5.0		
	I _{IH} 2	OSC	V _I =V _{DD} external clock operating mode			5.0	μA	
Input low-level current	I _{IL} 1	CE, CL, DI, INH	V _I =0V	-5.0				
	I _{IL} 2	OSC	V _I =0V external clock operating mode	-5.0			μA	
Output high-level voltage	VOH1	S1 to S54	I _O =-20μA	V _{LCD} -0.9				
	V _{OH} 2	COM1, COM2	I _O =-100μA	V _{LCD} -0.9			V	
	V _{OH} 3	P1 to P4	I _O =-1mA	V _{LCD} -0.9				
Output low-level voltage	V _{OL} 1	S1 to S54	Ι _Ο =20μΑ			0.9		
	V _{OL} 2	COM1, COM2	Ι _Ο =100μΑ			0.9	V	
	V _{OL} 3	P1 to P4	I _O =1mA			0.9		
Output middle-level voltage	VMID	COM1, COM2	1/2 bias I _O =±100μA	1/2V _{LCD} -0.9		1/2V _{LCD} +0.9	V	
Oscillator frequency	fosc	OSC	RC oscillator operating mode Rosc=39kΩ, Cosc=1000pF	30.4	38	45.6	kHz	
Current drain	I _{DD} 1	V _{DD}	Power-saving mode			10		
	I _{DD} 2	V _{DD}	V _{DD} =6.0V output open fosc=38kHz		250	500		
	ILCD1	V _{LCD}	Power-saving mode			15		
	I _{LCD} 2	V _{LCD}	V _{LCD} =6.0V output open Static fosc=38kHz		100	200	μA	
	I _{LCD} 3	V _{LCD}	V _{LCD} =6.0V output open 1/2 duty fosc=38kHz		1300	2600		

Electrical Characteristics for the Allowable Operating Ranges

1. When CL is stopped at the low level




Figure 1

2. When CL is stopped at the high level





Figure 2

3. OSC pin clock timing in external clock operating mode




 $f_{CK} = \frac{1}{t_{CK}H + t_{CK}L} [kHz]$ $D_{CK} = \frac{t_{CK}H}{t_{CK}H + t_{CK}L} \times 100[\%]$

Figure 3


Package Dimensions

unit:mm (typ) 3159A [LC75832E]




Package Dimensions


unit:mm (typ) 3190A [LC75832W]



Pin Assignment



Block Diagram



LC75832E, 75832W


Pin Functions


Symbol	Pin No.	Function	Active	I/O	Handling when unused
S1/P1 to S4/P4 S5 to S54	1 to 4 5 to 54	Segment outputs for displaying the display data transferred by serial data input. The S1/P1 to S4/P4 pins can be used as general-purpose output ports when so set up by the control data.	-	0	OPEN
COM1 COM2	64 63	Common driver outputs. The frame frequency is fo [Hz].	-	0	OPEN
OSC	55	Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. This pin can be used as the external clock input pin if external clock operating mode is selected with the control data.	-	I/O	V _{DD}
CE	60	Serial data transfer inputs. Must be connected to the controller.	Н	Ι	GND
CL	61	CE: Chip enable	\wedge	1	
DI	62	CL: Synchronization clock DI: Transfer data		I	
ĪNĦ	57	 Display off control input INH = low (V_{SS})Display forced off S1/P1 to S4/P4 = low (V_{SS}) (These pins are forcibly set to the segment output port function and held at the V_{SS} level.) S5 to S54 = low (V_{SS}) COM1, COM2 = low (V_{SS}) OSC = Z (high impedance) RC oscillation stopped Inhibits external clock input. INH = high (V_{DD})Display on RC oscillation enabled (RC oscillator operating mode) Enables external clock input (external clock operating mode). However, serial data transfer is possible when the display is forced off. 	L	1	GND
V _{DD}	56	Logic block power supply. Provide a voltage in the range 2.7 to 6.0V.	-	-	-
VLCD	58	LCD driver block power supply. Provide a voltage in the range 2.7 to 6.0V.	-	-	-
V _{SS}	59	Ground pin. Must be connected to ground.	-	-	-

Serial Data Transfer Formats

(1) Static drive mode


1. When CL is stopped at the low level





Note: DD is the direction data.

- CCB address "A2H"
- D1 to D54 Display data
- P0 to P2 Segment output port/general-purpose output port switching control data
- DT Static drive or 1/2 duty drive switching control data
- FC0 to FC2 Common/segment output waveform frame frequency control data
- OC RC oscillator operating mode/external clock operating mode switching control data
- SC Segments on/off control data
- BU Normal mode/power-saving mode control data



Note: DD is the direction data.


• CCB address "A2H"

- D1 to D108 Display data
- P0 to P2 Segment output port/general-purpose output port switching control data
- $\bullet\, DT\,$ Static drive or 1/2 duty drive switching control data
- \bullet FC0 to FC2 \hdots Common/segment output waveform frame frequency control data
- OC RC oscillator operating mode/external clock operating mode switching control data
- SC Segments on/off control data
- BU Normal mode/power-saving mode control data

Serial Data Transfer Formats (When in 822 mode data transfer)

(1) Static drive mode (When in 822 mode data transfer)


1. When CL is stopped at the low level



Note: DD is the direction data.

• CCB address "A2H"

- D1 to D23, D25 to D54 Display data
- DT Static drive or 1/2 duty drive switching control data



- \bullet D1 to D46, D49 to D106 \ldots Display data
- DT Static drive or 1/2 duty drive switching control data

Serial Data Transfer Examples

(1) Static drive mode

The serial data shown in the figure below must be sent.

8 bit	72 bit			
← 0 1 0 0 0 1 0 1 D1 D2	D47 D48 D49 D50 D51 D52 D53 D54 O O O O O O O PO P1 P2 DT FC0 FC1 FC2 OC SC BU O			
B0 B1 B2 B3 A0 A1 A2 A3				

(2) 1/2 duty drive mode

• When 55 or more segments are used

160 bits of serial data (including CCB address bits) must be sent.

8 bit	72 bit
6 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
0 1 0 0 1 0 1 D55 D56	D101 D102 D103 D104 D105 D106 D107 D108 O

- 0 1 0 0 0 1 0 1 D55 D56 B0 B1 B2 B3 A0 A1 A2 A3

• When fewer than 55 segments are used The serial data shown below (the D1 to D54 display data and the control data) must always be sent.

8 bit	72 bit			
C 0 1 0 0 0 1 0 1 B0 B1 B2 B3 A0 A1 A2 A3	D47 D48 D49 D50 D51 D52 D53 D54 0 0 0 0 0 0 0 P0 P1 P2 DT FC0 FC1 FC2 OC SC BU 0			

Serial Data Transfer Example (When in 822 mode data transfer)

(1) Static drive mode

The serial data shown in the figure below must be sent.

8 bit	56 bit
	D2 D17 D18 D19 D20 D21 D22 D23 D25 D26 D27 D28 D29 D30 D31 D32 D50 D51 D52 D53 D54 DT 0 0
B0 B1 B2 B3 A0 A1 A2 A3	
(2) 1/2 duty drive mode	
• When 53 or more segments	
128 bits of serial data (inclu	ding CCB address bits) must be sent.
8 bit	56 bit
	D2 D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D49 D50 D51 D52 D53 D54 O DT O O
B0 B1 B2 B3 A0 A1 A2 A3	
	D56 D85 D86 D87 D88 D89 D90 D91 D92 D93 D94 D95 D96 D97 D98 D99 D100 D101 D102 D103 D104 D105 D106 O O O 1
B0 B1 B2 B3 A0 A1 A2 A3	
• When fewer than 53 segmen	its are used
The serial data shown in the	figure below (the D1 to D46 and D49 to D54 display data, and the control data) must
be sent.	
8 bit	56 bit

← 0 1 0 0 0 1 0 1	— D1 D2	D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D49 D50 D51 D52 D53 D54 O D	0 0 T
B0 B1 B2 B3 A0 A1 A2 A3			

Control Data Functions

1. P0 to P2: Segment output port/general-purpose output port switching control data

These control data bits switch the segment output port/general-purpose output port functions of the S1/P1 to S4/P4 output pins.

Control data			Output pin state			
P0	P1	P2	S1/P1	S2/P2	S3/P3	S4/P4
0	0	0	S1	S2	S3	S4
0	0	1	P1	S2	S3	S4
0	1	0	P1	P2	S3	S4
0	1	1	P1	P2	P3	S4
1	0	0	P1	P2	P3	P4

However, segment output port is forcibly selected when in 822 mode data transfer.

Note: Sn (n = 1 to 4): Segment output ports

Pn (n = 1 to 4): General-purpose output ports

Note that when the general-purpose output port function is selected, the correspondence between the output pins and the display data will be that shown in the table.

Output pip	Corresponding display data			
Output pin	Static drive mode	1/2 duty drive mode		
S1/P1	D1	D1		
S2/P2	D2	D3		
S3/P3	D3	D5		
S4/P4	D4	D7		

For example, if the general-purpose output port function is selected for the S4/P4 output pin in 1/2 duty drive mode, it will output a high level (V_{LCD}) when display data D7 is 1, and a low level (V_{SS}) when D7 is 0.

2. DT: Static drive mode/1/2 duty drive mode switching control data

This control data bit selects either static drive mode or 1/2 duty drive mode.

DT	Duty drive mode	Output pin state (COM2)
0	Static drive mode	V _{SS} level
1	1/2 duty drive mode	COM2

3. FC0 to FC2: Common/segment output waveform frame frequency control data These control data bits set the frame frequency of the common and segment output waveforms. However, fo=fosc/384 is forcibly selected when in 822 mode data transfer.

	Control data	Fromo froquency to [H]]	
FC0	FC1	FC2	Frame frequency fo [Hz]
1	1	0	fosc/768, f _{CK} /768
1	1	1	fosc/576, f _{CK} /576
0	0	0	fosc/384, f _{CK} /384
0	0	1	fosc/288, f _{CK} /288
0	1	0	fosc/192, f _{CK} /192

4. OC: RC oscillator operating mode/external clock operating mode switching control data. This control data bit switches the OSC pin function

(either RC oscillator operating mode or external clock operating mode).

However RC oscillator operating mode is forcibly selected when in 822 mode data transfer.

OC	OSC pin function
0	RC oscillator operating mode
1	External clock operating mode

Note: An external resistor, Rosc, and an external capacitor, Cosc, must be connected to the OSC pin if RC oscillator operating mode is selected.

5. SC: Segment on/off control data

This control data bit controls the on/off state of the segments.

However, the segment on state is forcibly selected when in 822 mode data transfer.

SC	Display state
0	On
1	Off

Note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

6. BU: Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

However, the normal mode is forcibly selected when in 822 mode data transfer.

BU	Mode	
0	Normal mode	
1	Power-saving mode. $\left(\begin{array}{c} In RC oscillator operating mode (OC = 0), the OSC pin oscillator is stopped, and in external clock operating mode (OC = 1), acceptance of the external clock is stopped. In this mode the common and segment output pins go to the VSS levels. However, S1/P1 to S4/P4 output pins that are set to be general-purpose output ports by the control data P0 to P2 can be used as general-purpose output ports.$	

Display Data and Output Pin Correspondence

(1) Static drive mode				
Output pin	COM1		Output pin	COM1
S1/P1	D1		S21	D21
S2/P2	D2		S22	D22
S3/P3	D3		S23	D23
S4/P4	D4		S24	D24
S5	D5		S25	D25
S6	D6		S26	D26
S7	D7		S27	D27
S8	D8		S28	D28
S9	D9		S29	D29
S10	D10		S30	D30
S11	D11		S31	D31
S12	D12		S32	D32
S13	D13		S33	D33
S14	D14		S34	D34
S15	D15		S35	D35
S16	D16		S36	D36
S17	D17	[S37	D37
S18	D18	[S38	D38
S19	D19	[S39	D39
S20	D20		S40	D40

Output pin	COM1
S41	D41
S42	D42
S43	D43
S44	D44
S45	D45
S46	D46
S47	D47
S48	D48
S49	D49
S50	D50
S51	D51
S52	D52
S53	D53
S54	D54

Note 1: This applies to the case where the S1/P1 to S4/P4 output pins are set to be segment output ports. Note 2: The S24 output pin outputs a low level (VSS level) when in 822 mode data transfer.

For example, the table below lists the output states for the S21 output pin.

Display data	Output sin (CO4) state			
D21	Output pin (S21) state			
0	The LCD segment corresponding to COM1 is off			
1	The LCD segment corresponding to COM1 is on			

LC75832E, 75832W

Output pin	COM1	COM2		Output pin	COM1	COM2	Output pi
S1/P1	D1	D2		S21	D41	D42	S41
S2/P2	D3	D4		S22	D43	D44	S42
S3/P3	D5	D6		S23	D45	D46	S43
S4/P4	D7	D8		S24	D47	D48	S44
S5	D9	D10		S25	D49	D50	S45
S6	D11	D12		S26	D51	D52	S46
S7	D13	D14		S27	D53	D54	S47
S8	D15	D16		S28	D55	D56	S48
S9	D17	D18		S29	D57	D58	S49
S10	D19	D20		S30	D59	D60	S50
S11	D21	D22		S31	D61	D62	S51
S12	D23	D24		S32	D63	D64	S52
S13	D25	D26		S33	D65	D66	S53
S14	D27	D28		S34	D67	D68	S54
S15	D29	D30		S35	D69	D70	
S16	D31	D32		S36	D71	D72	
S17	D33	D34		S37	D73	D74	
S18	D35	D36		S38	D75	D76	
S19	D37	D38		S39	D77	D78	
S20	D39	D40	1	S40	D79	D80	

Output pin	COM1	COM2
S41	D81	D82
S42	D83	D84
S43	D85	D86
S44	D87	D88
S45	D89	D90
S46	D91	D92
S47	D93	D94
S48	D95	D96
S49	D97	D98
S50	D99	D100
S51	D101	D102
S52	D103	D104
S53	D105	D106
S54	D107	D108

Note 1: Applies when the S1/P1 to S4/P4 output pins are to their segment output function.


Note 2: The S24 output pin outputs a low level (V_{SS} level) when in 822 mode data transfer.

Note 3: The S54 output pin outputs an all-segment-on waveform when in 822 mode data transfer.


For example, the table below lists the output states for the S21 output pin.

	Display data		Output zin (201) state			
	D41	D42	Output pin (S21) state			
	0	0	The LCD segments corresponding to COM1 and COM2 are off			
	0	1	The LCD segment corresponding to COM2 is on			
	1	0	The LCD segment corresponding to COM1 is on			
I	1	1	The LCD segments corresponding to COM1 and COM2 are on			

Output Waveforms (Static drive mode)



Output Waveforms (1/2 duty, 1/2 bias drive mode)



Control data			
FC0	FC1	FC2	Frame frequency fo [Hz]
1	1	0	fosc/768, f _{CK} /768
1	1	1	fosc/576, f _{CK} /576
0	0	0	fosc/384, f _{CK} /384
0	0	1	fosc/288, f _{CK} /288
0	1	0	fosc/192, f _{CK} /192

Display Control and the INH Pin

Since the IC's internal data (the display data D1 to D54 and the control data when in static drive mode, and the display data D1 to D108 and the control data when in 1/2 duty drive mode) is undefined when power is first applied, applications should set the \overline{INH} pin low at the same time as power is applied to turn off the display (setting S1/P1 to S4/P4 and S5 to S54, COM1, and COM2 to the VSS level) and during this period send serial data from the controller. The controller should then set the INH pin high after the data transfer has completed. This procedure prevents unnecessary display at power on (See Figures 4 to 7).


Notes on the Power On/Off Sequences


Applications should observe the following sequence when turning the LC75832E and LC75832W power on and off. (See Figures 4 to 7):

• At power on: Logic block power supply (VDD) on \rightarrow LCD driver block power supply (VLCD) on


• At power off: LCD driver block power supply (V_{LCD}) off \rightarrow Logic block power supply (V_{DD}) off


However, if the logic and LCD driver block use a shared power supply, then power supplies can be turned on and off at the same time.






• 1/2 duty drive mode








Notes on Controller Transfer of Display Data

Since the LC75832E/W transfer the display data (D1 to D108) in two separate transfer operations in 1/2 duty drive mode, we recommend that applications make a point of completing all of the display data transfer within a period of less than 30 ms to prevent observable degradation of display quality.

OSC Pin Peripheral Circuit


(1) RC oscillator operating mode (control data OC = 0)

An external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and GND if RC oscillator operating mode is selected.




(2) External clock operating mode (control data OC = 1)


When the external clock operating mode is selected, insert a current protection resistor Rg (4.7 to $47k\Omega$) between the OSC pin and external clock output pin (external oscillator). Determine the value of the resistance according to the allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.



Note: Allowable current value at external clock output pin > $\frac{V_{DD}}{Rg}$



- *2: In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. If external clock operating mode is selected, a current protection resistor, Rg (4.7 to 47 k Ω), must be inserted between the external clock output pin (on the external oscillator) and the OSC pin. (See the "OSC Pin Peripheral Circuit" section.)
- *3: When a capacitor except the recommended external capacitance (Cosc = 1000pF) is connected to the OSC pin, it should be in the range 220 to 2200pF.



- *2: In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. If external clock operating mode is selected, a current protection resistor, Rg (4.7 to 47 kΩ), must be inserted between the external clock output pin (on the external oscillator) and the OSC pin. (See the "OSC Pin Peripheral Circuit" section.)
- *3: When a capacitor except the recommended external capacitance (Cosc = 1000pF) is connected to the OSC pin, it should be in the range 220 to 2200pF.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of October, 2009. Specifications and information herein are subject to change without notice.