

## Overview

The LC89972M is a CCD delay line for PAL television systems. It incorporates a comb filter for chrominance signal and a 1 H delay line for luminance signal.

## Structure

- NMOS + CCD


## Functions

- Two CCD shift registers (for chrominance and luminance signals)
- CCD drive circuits
- CCD stage count switching circuit
- CCD signal adder
- Auto-bias circuit
- Sync tip clamping circuit (luminance signal)
- Center-bias circuit (chrominance signal)
- Sample-and-hold circuil
- PLL $3 \times$ frequency multiplier
- 3 fsc clock output circuit
- RD voltage generator


## Features

- 5 V single-voltage power supply
- Built-in PLL $3 \times$ frequency multiplier circuit allows 3 fsc operation from an fsc ( 4.43 MHz ) input.
- Control pin switchable to handle PAL/GBI and 4.43 MHz NTSC systems.
- Built-in chrominance signal crosstalk exclusion comb filter features high-precision comb characteristics in an adjustment-free circuit.
- Built-in peripheral circuits allow applications to be constructed with a minimum number of external components.
- Positive-phase signal input/positive-phase signal output (luminance signal)


## Package Dimensions

unit: mm
3045B-MFP24
[LC89972M]


SANYO: MFP24

## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol |  | Conditions | Ratings |
| :--- | :---: | :---: | :---: | :---: |
| Maximum supply voltage | VoD max |  | -0.3 to +6.0 | $\mathrm{~V}^{2}$ |
| Allowable power dissipation | Pd max |  |  | 600 |
| Operating temperature | Topr |  | mW |  |
| Storage temperature | Tstg |  | -10 to +70 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=\mathbf{2 5}^{\circ} \mathrm{C}$

| Perameler | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{0 D}$ |  | 4.75 | 5.00 | 5.25 | V |
| Clock input amplitude | $\mathrm{V}_{\text {CLK }}$ |  | 300 | 500 | 1000 | mVp-p |
| Clock frequency | $F_{\text {CLK }}$ | Sine wave | - | 4.43361975 | - | MHz |
| Clock signal input amplitude | $V_{\text {IN.C }}$ |  | - | 350 | 500 | mVp-p |
| Luminance signal input amplitude | $V_{\text {IN-Y }}$ |  | - | 400 | 572 | mVpp |

Electrical Characteristics at $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{CLK}}=4.43361875 \mathrm{MHz}, \mathrm{V}_{\mathbf{C L K}}=500 \mathrm{mVp}-\mathrm{p}$

| Parameter | Symbol | Switch states |  |  | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SW1 | SW2 | SW3 |  |  |  |  |  |
| Supply current | IOD. 1 | $a$ | a | b | 1 | 40 | 50 | 60 | mA |
|  | $\mathrm{l}_{\mathrm{OD}-2}$ | b | a | $b$ |  |  |  |  |  |
| Chrominance System Characteristics (with no Y - IN Input) |  |  |  |  |  |  |  |  |  |
| Pin voltage (input) | $V_{\text {INC-1 }}$ | a | $a$ | b | 2 | 2.0 | 2.4 | 2.8 | V |
|  | $V_{\text {INC-2 }}$ | b | a | b |  |  |  |  |  |
| Pin voltage (outpul) | Voutc-1 | a | a | b |  | 1.2 | 1.6 | 2.0 | $V$ |
|  | Voutc-2 | b | a | b |  |  |  |  |  |
| Voltage gain | $\mathrm{G}_{\text {ve-1 }}$ | $a$ | $a$ | b | 3 | -2 | 0 | +2 | d8 |
|  | $\mathrm{G}_{\mathrm{Vc}-2}$ | b | a | b |  |  |  |  |  |
| Comb depth | $\mathrm{C}_{0-1}$ | a | a | b | 4 | - | -40 | -35 | d8 |
|  | $\mathrm{C}_{\mathrm{D}-2}$ | b | a | b |  |  |  |  |  |
| Linearily | Lenc-1 | a | a | $b$ | 5 | -0.3 | 0.0 | +0.3 | dB |
|  | $L_{\text {NC-2 }}$ | b | a | b |  |  |  |  |  |
| Clock leakage (3 Isc) | $L_{\text {ск3С-1 }}$ | a | a | b | 6 | - | 10 | 50 | mVrms |
|  | L-ск3С-2 | b | a | b |  |  |  |  |  |
| Clock leakage (fsc) | Lск1с-1 | a | a | b |  | - | 0.8 | 1.5 | mVims |
|  | LCK1С-2 | b | a | b |  |  |  |  |  |
| Noise | $\mathrm{N}_{\mathrm{C}-1}$ | a | a | b | 7 | - | 0.5 | 2.0 | mVems |
|  | $\mathrm{N}_{\mathrm{C}-2}$ | $b$ | a | b |  |  |  |  |  |
| Output impedance | ZOC.1 | a | a | a, b | 8 | 200 | 350 | 500 | Q |
|  | Zoc. 2 | b | - | $a, b$ |  |  |  |  |  |
| O H delay time | $\mathrm{T}_{\text {DC-1 }}$ | a | a | b | 9 | - | 245 | - | ns |
|  | $\mathrm{T}_{\text {DC. } 2}$ | b | a | $b$ |  |  |  |  |  |

Continued from preceding page.

| Parameter | Symbol | Switch states |  |  | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SW1 | SW2 | SW3 |  |  |  |  |  |
| Luminance System Characteristics (with no C-N1 or C-IN2 input) |  |  |  |  |  |  |  |  |  |
| Pin voltage (input) | $V_{\text {INY } 1}$ | a | a | $b$ | 10 | 1.7 | 2.1 | 2.5 | V |
|  | $V_{\text {INY-2 }}$ | b | $a$ | b |  |  |  |  |  |
| Pin voltage (output) | $V_{\text {OuTY-1 }}$ | a | a | b |  | 0.8 | 1.2 | 1.6 | V |
|  | $V_{\text {OUTY-2 }}$ | $b$ | a | $b$ |  |  |  |  |  |
| Voltage gain | $\mathrm{G}_{\mathrm{Wr}_{-1}}$ | a | a | $b$ | 11 | -2 | 0 | +2 | dB |
|  | $\mathrm{Gryr}^{2}$ | b | a | $b$ |  |  |  |  |  |
| Frequency response | $\mathrm{G}_{\text {FY-1 }}$ | a | b | b | 12 | -2 | 0 | +2 | d8 |
|  | $\mathrm{G}_{\mathrm{FY}-2}$ | $b$ | b | b |  |  |  |  |  |
| Differential gain | $\mathrm{D}_{\mathrm{GY}-1}$ | a | a | b | 13 | 0 | 5 | 7 | \% |
|  | $\mathrm{D}_{\mathrm{GY} .2}$ | b | a | $b$ |  |  |  |  |  |
| Differential phase | $\mathrm{D}_{\text {PY-1 }}$ | a | a | $b$ |  | 0 | 5 | 7 | deg |
|  | DPY-2 | b | a | $b$ |  |  |  |  |  |
| Linearity | $L_{\text {SY-1 }}$ | a | a | $b$ | 14 | 37 | 40 | 43 | \% |
|  | $L_{S Y-2}$ | b | a | $b$ |  |  |  |  |  |
| Clock leakage (3 fsc) | LCKэY-1 | a | a | $b$ | 15 | - | 10 | 50 | mVrms |
|  | $L_{\text {CKэу-2 }}$ | b | a | $b$ |  |  |  |  |  |
| Clock leakage (fse) | LCK1Y-1 | a | a | $b$ |  | - | 0.8 | 1.5 | mVems |
|  | $\mathrm{L}_{\text {CKIY-2 }}$ | b | - | b |  |  |  |  |  |
| Noise | $\mathrm{N}_{\mathrm{Y}-1}$ | a | a | b | 16 | - | 0.5 | 2.0 | mVrms |
|  | $\mathrm{NY}_{-2}$ | b | a | b |  |  |  |  |  |
| Output Impedance | $\mathrm{Z}_{\mathrm{OY} .1}$ | a | a | c, b | 17 | 250 | 400 | 550 | $\Omega$ |
|  | $\mathrm{Z}_{\mathrm{OY}-2}$ | $b$ | a | c. $b$ |  |  |  |  |  |
| Delay lime | $\mathrm{T}_{0 Y-1}$ | a | a | $b$ | 18 | - | 63.92 | - | $\mu s$ |
|  | $\mathrm{T}_{\mathrm{DY}-2}$ | $b$ | a | $b$ |  | - | 63.47 | - |  |

## Test Condltions

1. Supply current with no signal input
2. C-OUT voltage (center bias voltage) with no signal input.
3. Measure the C -OUT output with 350 mVp -p sine wave signals input to $\mathrm{C}-\mathrm{IN} 1$ and $\mathrm{C}-\mathrm{IN} 2$.

$$
\mathrm{G}_{\mathrm{VC}}=20 \log \frac{\text { C-OUT output }[\mathrm{mVp}-\mathrm{p}]}{350[\mathrm{mVp}-\mathrm{p}]}[\mathrm{dB}]
$$

Test frequencies

$$
\begin{array}{ll}
\mathrm{G}_{\mathrm{VC}^{-1}} & 4.429662 \mathrm{MHz} \text { (PAL/GBI) } \\
\mathrm{G}_{\mathrm{vC}^{-2}} & 4.425694 \mathrm{MHz}(4.43 \mathrm{NTSC})
\end{array}
$$

4. Measure the comb depth from the C-OUT output with a 350 mVp -p sine wave signal of frequency fa input to C-IN1 and $\mathrm{C}-\mathrm{IN} 2$ and with a frequency of fb input.

$$
\begin{equation*}
C_{D}=20 \log \frac{\text { C-OUT output with } \mathrm{fb} \text { input }[\mathrm{mVp}-\mathrm{p}]}{\text { C-OUT output with fa input }[\mathrm{mVp}-\mathrm{p}]} \tag{dB}
\end{equation*}
$$

Test frequencies

$$
\begin{array}{ccc} 
& \mathrm{fa} & \mathrm{fb} \\
\mathrm{C}_{\mathrm{D}^{-1}} & 4.429662 \mathrm{MHz} & 4.425756 \mathrm{MHz} \text { (PAL/GBI) } \\
\mathrm{C}_{\mathrm{D}^{-2}} & 4.425694 \mathrm{MHz} & 4.417819 \mathrm{MHz} \text { (4.43 NTSC) }
\end{array}
$$

Gain
(dB)

5. Measure the C-OUT output with a 200 mVp -p sine wave signal input to C -IN1 and C -IN2 and with 500 mVp -p sine wave signal input and calculate the difference in the gains.

$$
\mathrm{L}_{\mathrm{NC}}=20 \log \left(\frac{\text { Output for a } 500 \mathrm{mVp}-\mathrm{p} \text { input [mVp-p] }}{500[\mathrm{mVp}-\mathrm{p}]} / \frac{\text { Output for a } 200 \mathrm{mVp}-\mathrm{p} \text { input [mVp-p] }}{200[\mathrm{mVp}-\mathrm{p}]}\right)[\mathrm{dB}]
$$

Test frequencies

$$
\begin{array}{ll}
\mathrm{L}_{\mathrm{NC}}-1 & 4.429662 \mathrm{MHz} \text { (PAL/GBI) } \\
\mathrm{L}_{\mathrm{NC}^{-2}} & 4.425694 \mathrm{MHz} \text { (4.43 NTSC) }
\end{array}
$$

6. Measure the $3 \mathrm{fsc}(13.3 \mathrm{MHz})$ and $\mathrm{fsc}(4.43 \mathrm{MHz})$ components in the C -OUT output with no input.
7. Measure the noise in the C-OUT output with no input.

Measure the noise with a noise meter set up with a 200 kHz high-pass filter and a 5 MHz low-pass filter.
8. Let V1 be the C-OUT output with a 350 mVp -p sine wave input to C -IN1 and C-IN2 and SW3 set to a, and let V2 be the C-OUT output with SW3 set to b .

$$
\mathrm{Z}_{\mathrm{OC}}=\frac{\mathrm{V} 2[\mathrm{mVp}-\mathrm{p}]-\mathrm{V} 1[\mathrm{mV} \mathrm{p}-\mathrm{p}]}{\mathrm{V} 1[\mathrm{mVp}-\mathrm{p}]} \times 500[\Omega]
$$

Test frequencies

$$
\begin{array}{ll}
\mathrm{Z}_{\mathrm{OC}}-1 & 4.429662 \mathrm{MHz} \text { (PAL/GBI) } \\
\mathrm{Z}_{\mathrm{OC}}-2 & 4.425694 \mathrm{MHz} \text { (4.43 NTSC) }
\end{array}
$$

9. The C-OUT output delay time with respect to inputs to C-IN1. (the CCD 2.5 bit delay)
10. Y-OUT voltage (clamp voltage) with no signal input.
11. Measure the Y-OUT output with a 200 kHz 400 mVp -p sine wave input to Y -IN.

$$
G_{V Y}=20 \log \frac{Y \text {-OUT output [mVp-p] }}{400[m V p-p]}[d B]
$$

12. Measure the Y-OUT output with a $200 \mathrm{kHz} 200 \mathrm{mVp}-\mathrm{p}$ sine wave input to $\mathrm{Y}-\mathrm{NN}$ and with a $3.3 \mathrm{MHz} 200 \mathrm{mVp}-\mathrm{p}$ sine wave input.

$$
\mathrm{G}_{\mathrm{FY}}=20 \log \frac{\mathrm{Y} \text {-OUT output with a } 3.3 \mathrm{MHz} \text { input }[\mathrm{mVp} \text {-p] }}{\mathrm{Y} \text {-OUT output with a } 200 \mathrm{kHz} \text { input }[\mathrm{mV}-\mathrm{p}]}[\mathrm{dB}
$$

Note that $\mathrm{V}_{\text {bias }}$ should be adjusted so that the circuit is biased to the clamp level plus 250 mV .
13. Input a five-level step waveform (see the figure below) to $Y$-IN and measure the differential gain and differential phase in the Y-OUT output with a vector scope.


103847
14. Input a five-level step waveform (see the figure below) to $Y-I N$ and measure the luminance level ( $Y$ ) and the sync level ( $($ ) in the Y-OUT output.


$$
\mathrm{L}_{\mathrm{S}}=\frac{\mathrm{S}[\mathrm{mV}]}{\mathrm{Y}[\mathrm{mV}]} \times 100[\%]
$$

15. Measure the $3 \mathrm{fsc}(13.3 \mathrm{MHz})$ and fsc ( 4.43 MHz ) components in the Y-OUT output with no input.
16. Measure the noise in the Y-OUT output with no input. Measure the noise with a noise meter set up with a 200 kHz high-pass filter, a 5 MHz low-pass filter and a 4.43 MHz trap filter.
17. Let V1 be the Y-OUT output with a 200 kHz 400 mVp -p sine wave input and SW 3 set to c , and let V2 be the C-OUT output with SW3 set to $b$.

$$
\mathrm{Z}_{\mathrm{OY}}=\frac{\mathrm{V} 2[\mathrm{mVp}-\mathrm{p}]-\mathrm{V} 1[\mathrm{mVp}-\mathrm{p}]}{\mathrm{V} 1[\mathrm{mVp}-\mathrm{p}]} \times 500[\Omega]
$$

18. The Y-OUT delay time with respect to $Y$-IN

## Block Dlagram



## Control PIn Function

| CONT | Mode (representative example) | Chrominance signal delay <br> (CCD bits) | Luminance signal delay <br> (CCD bits) |
| :--- | :---: | :---: | :---: |
| Low | PALGBI | $2 \mathrm{H}(1705)+0 \mathrm{H}(2.5)$ | $1 \mathrm{H}(849.5)$ |
| High | 4.43 NTSC | $1 \mathrm{H}(847)+0 \mathrm{H}(2.5)$ | $1 \mathrm{H}(843.5)$ |

## Switching Voltage Levels

| Low/high | Symbol | $\min$ | typ | max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Low | $V_{\mathrm{L}}$ | -0.3 | 0.0 | +0.5 | V |
| High | $\mathrm{V}_{\mathrm{H}}$ | 2.0 | 5.0 | 6.0 | V |

Note: Since the control pin has a built-in pull-down resistor, the pin will be set to the low state it left open.

## VCO OUT PIn Function

This pin outputs the 3 fsc clock generated by the PLL $3 \times$ frequency multiplier circuit.


When unused


403845

## Test Clrcult



## Pin Assignment



Top view

403844
mo products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1995. Specifications and information herein are subject to change without notice.

