PRELIMINARY PRODUCT SPECIFICATIONS

Integrated Circuits Group

LH28F320BFE-PBTL80

Flash Memory 32M (2M × 16)

(Model No.: LHF32F11)

Spec No.: FM016002 Issue Date: June 11, 2001 LHF32F11

SHARP

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

• Please direct all queries regarding the products covered herein to a sales representative of the company.

CONTENTS


PAGE

PAGE

48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write
Block Locking State Transitions upon WP# Transition 13
Status Register Definition 14

Extended Status Register Definition	15
Partition Configuration Register Definition	16
Partition Configuration	16
1 Electrical Specifications	17
1.1 Absolute Maximum Ratings	17
1.2 Operating Conditions	17
1.2.1 Capacitance	18
1.2.2 AC Input/Output Test Conditions	18
1.2.3 DC Characteristics	19
1.2.4 AC Characteristics - Read-Only Operations	21
1.2.5 AC Characteristics - Write Operations	24
1.2.6 Reset Operations	26
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance	27
2 Related Document Information	28

LHF32F11



The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at $V_{CC}=2.7V-3.6V$ and $V_{PP}=1.65V-3.6V$ or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique serial number.

* ETOX is a trademark of Intel Corporation.




Figure 1. 48-Lead TSOP (Normal Bend) Pinout

Table 1.	Pin Descriptions	
	-	

Symbol	Туре	Name and Function
A ₀ -A ₂₀	INPUT	ADDRESS INPUTS: Inputs for addresses. 32M: A ₀ -A ₂₀
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WP# is V_{IH} , lock-down is disabled.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY# : Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, (page buffer) program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and (page buffer) program is inactive, (page buffer) program is suspended, or the device is in reset mode.
V _{PP}	INPUT	MONITORING POWER SUPPLY VOLTAGE: V _{PP} is not used for power supply pin. With V _{PP} \leq V _{PPLK} , block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 12V±0.3V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 12V±0.3V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

			THEN 7	THE MO	DES ALL	OWED IN	THE OT	HER PAI	RTITION I	S:	
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Hrace
Read Array	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	Х	Х	Х							Х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	Х	Х	Х							Х
Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х	

Table 2	Simultaneous C	Deration Mod	es Allowed with	Four Planes ^{$(1, 2)$}
---------	----------------	--------------	-----------------	--

NOTES:

1. "X" denotes the operation available.

X denotes the operation available.
 Configurative Partition Dual Work Restrictions: Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

				38	32K-WORD	0F8000h - 0FFFF
				37	32K-WORD	
				36	32K-WORD	
				35	32K-WORD	0E0000h -0E7FFI
			ZE)	34	32K-WORD	
			[TA]	33	32K-WORD	
	BLOCK NUMBER	ADDRESS RANGE	PLANE1 (UNIFORM PLANE)	32	32K-WORD	
	70 32K-WORD	1F8000h - 1FFFFFh	ORI	31	32K-WORD	
	69 32K-WORD	1F0000h - 1F7FFFh	AIF	30	32K-WORD	 0B8000h - 0BFFI
	68 32K-WORD	1E8000h - 1EFFFFh	5	29	32K-WORD	
	67 32K-WORD	1E0000h - 1E7FFFh	JE1	28	32K-WORD	 0A8000h - 0AFFI
(E)	66 32K-WORD	- 1D8000h - 1DFFFFh	AN	27	32K-WORD	 0A0000h - 0A7FI
(UNIFORM PLANE	65 32K-WORD	1D0000h - 1D7FFFh	Id	26	32K-WORD	098000h - 09FFF
M P	64 32K-WORD	1C8000h - 1CFFFFh		25	32K-WORD	090000h - 097FF
N	63 32K-WORD	1C0000h - 1C7FFFh		24	32K-WORD	088000h -08FFFI
IIF	62 32K-WORD	1B8000h - 1BFFFFh		23	32K-WORD	080000h - 087FF
5	61 32K-WORD	1B0000h - 1B7FFFh				
IE3	60 32K-WORD	- 1A8000h - 1AFFFFh		22	32K-WORD	078000h -07FFFI
PLANE3	59 32K-WORD	1A0000h - 1A7FFFh		21	32K-WORD	
Ы	58 32K-WORD	198000h - 19FFFFh		20	32K-WORD	
	57 32K-WORD	190000h - 197FFFh		19	32K-WORD	
	56 32K-WORD	188000h - 18FFFFh		18	32K-WORD	
	55 32K-WORD	180000h - 187FFFh		17	32K-WORD	
]		16	32K-WORD	
	54 32K-WORD	178000h - 17FFFFh	Ê)	15	32K-WORD	
	53 32K-WORD	170000h - 177FFFh	ETER PLANE	14	32K-WORD	
	52 32K-WORD	168000h - 16FFFFh	RP	13	32K-WORD	
	51 32K-WORD	160000h - 167FFFh	ETE	12	32K-WORD	
(E)	50 32K-WORD	158000h - 15FFFFh		11	32K-WORD	
LA	49 32K-WORD	150000h - 157FFFh	AR/	10	32K-WORD	
(UNIFORM PLANE	48 32K-WORD	- 148000h - 14FFFFh	PLANE0 (PARAM	9	32K-WORD	
OR	47 32K-WORD	140000h - 147FFFh	AE0	8	32K-WORD	
VIF(46 32K-WORD	- 138000h - 13FFFFh	[A]	7	4K-WORD	 007000h - 007FF
5	45 32K-WORD	130000h - 137FFFh		6	4K-WORD	
	44 32K-WORD	- 128000h - 12FFFFh		5	4K-WORD	005000h - 005FF
PLANE2	43 32K-WORD	120000h - 127FFFh		4	4K-WORD	
Ы	42 32K-WORD	118000h - 11FFFFh		3	4K-WORD	003000h - 003FF
	41 32K-WORD	110000h - 117FFFh		2	4K-WORD	002000h - 002FF
	40 32K-WORD	108000h - 10FFFFh		1	4K-WORD	001000h - 001FF
	39 32K-WORD	4		0	4K-WORD	-

Figure 2. Memory Map (Bottom Parameter)

	Table 3. Identifier Codes and OTP Addres	ss for Read Operation		
	Code	Address $[A_{15}-A_0]^{(1)}$	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	
Device Code	Bottom Parameter Device Code	0001H	00B5H	2
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	3
	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		$DQ_1 = 1$	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	4
OTP	OTP Lock	0080H	OTP-LK	5
	OTP	0081-0088H	OTP	6

Table 3 Identifier Codes and OTP Address for Read Operation

NOTES:

1. The address A₂₀-A₁₆ are shown in below table for reading the manufacturer, device, lock configuration, device configuration code and OTP data.

2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).

3. DQ_{15} - DQ_2 are reserved for future implementation.

4. PCRC=Partition Configuration Register Code.

5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	tion Configuration Register ⁽²⁾ Address (32M-bit device			
PCR.10	PCR.9	PCR.8	[A ₂₀ -A ₁₆]	
0	0	0	00H	
0	0	1	00H or 08H	
0	1	0	00H or 10H	
1	0	0	00H or 18H	
0	1	1	00H or 08H or 10H	
1	1	0	00H or 10H or 18H	
1	0	1	00H or 08H or 18H	
1	1	1	00H or 08H or 10H or 18H	

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (32M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

00088H	ustomer Proc				
0	Justomer Proc				
	Justomer 110g	grammable	e Ar	ea	
00085H					
00084H					
	Factory Prog	grammed A	Area	a	
00081H					
00080H Reser	ved for Future Impl (DQ15-DQ2	ementation 2)			1
00080H Reser	ved for Future Impl (DQ15-DQ2	ementation 2) E Bit (DQ1)	a	

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Mode	Notes	RST#	CE#	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅	RY/BY# (8)	
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	Х	D _{OUT}	Х	
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	Х	Х	High Z	Х	
Standby		V _{IH}	V _{IH}	Х	Х	Х	Х	High Z	Х	
Reset	3	V _{IL}	Х	Х	Х	Х	Х	High Z	High Z	
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 3 and Table 4	Х	See Table 3 and Table 4	X	
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	Х	See Appendix	X	
Write	4,5,6	V_{IH}	V _{IL}	V _{IH}	V _{IL}	X	Х	D _{IN}	Х	

Table 5. Bus Operation^(1, 2)

NOTES:

1. Refer to DC Characteristics. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but cannot be altered. 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or $V_{PPH1/2}$ for V_{PP} . See DC Characteristics for V_{PPLK} and $V_{PPH1/2}$ voltages. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when $V_{PP} = V_{PPH1/2}$ and $V_{CC} = 2.7V - 3.6V$.

Command writes involving full chip erase are reliably executed when $V_{PP}=V_{PPH1}$ and $V_{CC}=2.7V-3.6V$. 5. Refer to Table 6 for valid D_{IN} during a write operation.

6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F320BF series for more information about query code.

8. RY/BY# is V_{OL} when the WSM (Write State Machine) is executing internal block erase, full chip erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

Bus First Bus Cycle Second Bus Cycle								
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1	2	Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	2,3,4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	2,3,4	Write	PA	98H	Read	QA	QD
Read Status Register	2	2,3	Write	PA	70H	Read	PA	SRD
Clear Status Register	1	2	Write	PA	50H			
Block Erase	2	2,3,5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	2,5,9	Write	Х	30H	Write	Х	D0H
Program	2	2,3,5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	2,3,5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	2,8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	2,8,9	Write	PA	D0H			
Set Block Lock Bit	2	2	Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	2,10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2	2	Write	BA	60H	Write	BA	2FH
OTP Program	2	2,3,9	Write	OA	СОН	Write	OA	OD
Set Partition Configuration Register	2	2,3	Write	PCRC	60H	Write	PCRC	04H

Table 6. Command Definitions⁽¹¹⁾

NOTES:

1. Bus operations are defined in Table 5.

2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A₀-A₁₅.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

OD=Data to be programmed at location OA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH} .

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to Appendix of

LH28F320BF series for details.

- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V_{IL}. When WP# is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

		(2)			
State	WP#	$\mathrm{DQ}_{1}^{(1)}$	$\mathrm{DQ}_{0}^{(1)}$	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
$[001]^{(3)}$	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

NOTES:

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after L	Result after Lock Command Written (Next State)				
State	WP#	DQ ₁	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾			
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾			
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾			
[111]	1	1	1	No Change	[110]	No Change			

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH} .

Design	(Current S	State	Result after WP# Trans		ansition (Next State)
Previous State	State	WP#	DQ ₁	DQ ₀	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$
-	[000]	0	0	0	[100]	-
-	[001]	0	0	1	[101]	-
[110] ⁽²⁾	[011]	0	1	1	[110]	-
Other than $[110]^{(2)}$	[011]	0	1	1	[111]	-
-	[100]	1	0	0	-	[000]
-	[101]	1	0	1	-	[001]
-	[110]	1	1	0	-	[011] ⁽³⁾
-	[111]	1	1	1	-	[011]

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

NOTES:


1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to V_{IL} 2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0
ENHANCI	EMENTS (R)	FOR FUTURE			NOT	TES:	
1 = Ready 0 = Busy		HINE STATUS SPEND STATUS	× -	(Write State M be occupied by	r indicates the st achine). Even if v the other partit as configuration.	the SR.7 is "1", ion when the de	the WSM m
1 = Block $0 = Block$	Erase Suspende Erase in Progre	ed ess/Completed		erase, (page b	r RY/BY# to de uffer) program e invalid while S	or OTP progra	,
 SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful Block Erase or Full Chip Erase 				erase, page but lock-down bit,	nd SR.4 are "1" ffer program, set set partition con nand sequence v	t/clear block loc	k bit, set blo
OTP 1 = Error 0 = Succe	PROGRAM S' in (Page Buffer	OGRAM AND FATUS (PBPOP) Program or OT fer) Program or (P Program	The WSM inte Block Erase, F Program com	provide a conti progates and inc ull Chip Erase, mand sequences feedback when	licates the V _{PP} I (Page Buffer) Pr s. SR.3 is not	level only af rogram or O guaranteed
				· I			11112 - 1111
 1 = V_{PP} LOW Detect, Operation Abort 0 = V_{PP} OK SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed 				bit. The WSM Erase, Full C Program com depending on t set. Reading th	provide a contin interrogates the hip Erase, (Paj mand sequence the attempted op he block lock contifier Codes/OT	block lock bit o ge Buffer) Pro es. It informs peration, if the b nfiguration code	nly after Blo gram or O' the syste lock lock bit es after writi
1 = Erase	or Program Atte d Block, Opera				nd SR.0 are rese when polling th		

		Table 1	I. Extended St	atus Register De	efinition		
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available				XSR.7=1 indic XSR.7 is "0", 1 Buffer Program	ates that the en the command is	Program con tered command not accepted a BH) should be	nmand (E8H), l is accepted. If ind a next Page issued again to
XSR.6-0 = RES	XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)						future use and extended status

		Table 12. I	Partition Config	guration Reg	gist	er Definition		
R	R	R	R	R		PC2	PC1	PC0
15	14	13	12	11		10	9	8
R	R	R	R	R		R	R	R
7	6	5	4	3		2	1	0
 PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R) PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 = Plane1-3 are merged into one partition. (default in a bottom parameter device) 010 = Plane 0-1 and Plane2-3 are merged into one partition respectively. 100 = Plane 0-2 are merged into one partition. (default in a top parameter device) 011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 				E ti tv PCR.7-0 = After pow "001" in parameter See Figure PCR.15-1 If these b	ach vely vo p = RH I a b dev e 4 f 1 an pits	up or device responses	nds to each paration is availab FUTURE TS (R) TES: et, PCR10-8 (F r device and ' partition configu re reserved for e Read Identif	PC2-0) is set to '100" in a top uration. future use. ier Codes/OTP
PC2 PC1 PC0	PARTITION	ING FOR DUA	L WORK	PC2 PC1 P	PC0	PARTITION	NING FOR DU	AL WORK
0 0 0	PARTITION0				1		N2 PARTITION	II PARTITION0
0 0 1		LANE2	PARTITION0	1 1 (PARTITION2 PAP	LANE2	0NOITII braneo
0 1 0	PARTITIO	N1 PART	0NOITI	1 0 1	1		LANE2	PARTITION0
1 0 0	PARTITION1	PARTITIO BLANE1	0M PLANE0	1 1 1		PARTITION3 PART	LIION2 PARTITIC	DN1 PARTITION0



 Electrical Specifications Absolute Maximum Ratings[*] 	*WARNING: Stree Maximun damage. beyond recomme
Operating Temperature During Read, Erase and Program 0°C to +70°C ⁽¹⁾	the "Ope reliability
Storage Temperature During under Bias10°C to +80°C During non Bias65°C to +125°C	NOTES: 1. Operating temp product defined 2. All specified Minimum DC
Voltage On Any Pin (except V _{CC} and V _{PP})0.5V to V _{CC} +0.5V $^{(2)}$	and -0.2V on V this level may v Maximum DC v V_{CC} +0.5V whice V_{CC} +2.0V for
V_{CC} Supply Voltage0.2V to +3.9V $^{(2)}$	 Maximum DC +13.0V for peri V_{PP} erase/prop
V_{PP} Supply Voltage0.2V to 12.6V $^{(2,3,4)}$	Applying 11.7V can be done fo main blocks and V _{PP} may be cor
Output Short Circuit Current 100mA ⁽⁵⁾	5. Output shorted than one output

- *WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
- 1. Operating temperature is for commercial temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V_{CC} is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
- 3. Maximum DC voltage on V_{PP} may overshoot to +13.0V for periods <20ns.
- 4. V_{PP} erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to Vpp during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V_{PP} may be connected to 11.7V-12.3V for a total of 80 hours maximum.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	0	+25	+70	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
V _{PP} Voltage when Used as a Logic Control	V _{PPH1}	1.65	3.0	3.6	V	1
V _{PP} Supply Voltage	V _{PPH2}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V _{PP} =3.0V		100,000			Cycles	
Parameter Block Erase Cycling: V _{PP} =3.0V		100,000			Cycles	
Main Block Erase Cycling: V _{PP} =12V, 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V _{PP} =12V, 80 hrs.				1,000	Cycles	
Maximum V _{PP} hours at 12V				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying V_{PP} =11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{PP} =11.7V-12.3V is not allowed and can cause damage to the device.


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0.0V		6	8	pF
Output Capacitance	C _{OUT}	V _{OUT} =0.0V		10	12	pF


1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

NOTE:

1. Sampled, not 100% tested.

1.2.2 AC Input/Output Test Conditions








Figure 6. Transient Equivalent Testing Load Circuit

Table 13	Configuration	Capacitance Loading Valu	ıe
14010 15.	Comiguiation	Cupacitatioe Douding fun	10

Test Configuration	C _L (pF)
V _{CC} =2.7V-3.6V	50

1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current		1	-1.0		+1.0	μΑ	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Cur	rent	1	-1.0		+1.0	μΑ	V _{IN} /V _{OUT} =V _{CC} or GND
I _{CCS}	V _{CC} Standby Curren	t	1,8		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ CE#=RST#= $V_{CC}\pm 0.2V,$ WP#= V_{CC} or GND
I _{CCAS}	V _{CC} Automatic Pow	er Savings Current	1,4		4	20	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#=V _{CC} or GND
I _{CCD}	V _{CC} Reset Power-De	own Current	1		4	20	μΑ	RST#=GND±0.2V
I	Average V _{CC} Read Current Normal Mode		1,7		15	25	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,
I _{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V _{IH} , f=5MHz
I	V (Page Buffer) P	rogram Current	1,5,7		20	60	mA	V _{PP} =V _{PPH1}
I _{CCW}	V _{CC} (Page Buffer) Program Current		1,5,7		10	20	mA	V _{PP} =V _{PPH2}
T	V _{CC} Block Erase, Fu	ıll Chip	1,5,7		10	30	mA	V _{PP} =V _{PPH1}
I _{CCE}	Erase Current		1,5,7		10	30	mA	V _{PP} =V _{PPH2}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend	-	1,2,7		10	200	μΑ	CE#=V _{IH}
I _{PPS} I _{PPR}	V _{PP} Standby or Read	l Current	1,6,7		2	5	μΑ	V _{PP} ≤V _{CC}
T	V _{PP} (Page Buffer) Pr	rogram Current	1,5,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
(_{PPW}	· pp (1 age Duilet)		1,5,6,7		10	30	mA	V _{PP} =V _{PPH2}
I _{PPE}	V _{PP} Block Erase, Fu	ll Chip	1,5,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
-PPE	Erase Current		1,5,6,7		5	15	mA	V _{PP} =V _{PPH2}
I _{PPWS}	V _{PP} (Page Buffer) Program		1,6,7		2	5	μA	V _{PP} =V _{PPH1}
rrw5	Suspend Current		1,6,7		10	200	μA	V _{PP} =V _{PPH2}
I _{PPES}	V _{PP} Block Erase Sus	spend Current	1,6,7		2	5	μA	V _{PP} =V _{PPH1}
FFE3		, pp Block Blase Suspend Current			10	200	μΑ	V _{PP} =V _{PPH2}

DC Characteristics (Continued)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	5	V _{CC} -0.4		V _{CC} + 0.4	V	
V _{OL}	Output Low Voltage	5,8			0.2	V	V _{CC} =V _{CC} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	5	V _{CC} -0.2			V	V _{CC} =V _{CC} Min., I _{OH} =-100µA
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
V _{PPH1}	V _{PP} during Block Erase, Full Chip		1.65	3.0	3.6	V	
V _{PPH2}	Erase, (Page Buffer) Program or OTP Program Operations	6	11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

V_{CC}=2.7V-3.6V

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A =+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW}, respectively.

3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when V_{PP}≤V_{PPLK}, and not guaranteed in the range between V_{PPLK}(max.) and V_{PPH1}(min.), between V_{PPH1}(max.) and V_{PPH2}(min.) and above V_{PPH2}(max.).

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V_{PP} is not used for power supply pin. With V_{PP}≤V_{PPLK}, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying $12V\pm0.3V$ to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying $12V\pm0.3V$ to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

8. Includes RY/BY#.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		80		ns
t _{AVQV}	Address to Output Delay			80	ns
t _{ELQV}	CE# to Output Delay	3		80	ns
t _{APA}	Page Address Access Time			35	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

$V_{CC}=2.7V-3.6V, T_{A}=0^{\circ}C \text{ to }+70^{\circ}C$

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. OE# may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} .

LHF32F11




Figure 7. AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes, OTP Block or Query Code

22

LHF32F11




Figure 8. AC Waveform for Asynchronous Page Mode Read Operations from Main Blocks or Parameter Blocks

23

1.2.5 AC Characteristics - Write Operations^{(1), (2)}

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		80		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
$t_{\rm ELWL} \left(t_{\rm WLEL} \right)$	CE# (WE#) Setup to WE# (CE#) Going Low	4	0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	4	60		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High	8	40		ns
$t_{\rm AVWH} (t_{\rm AVEH})$	Address Setup to WE# (CE#) Going High	8	50		ns
$t_{\rm WHEH} (t_{\rm EHWH})$	CE# (WE#) Hold from WE# (CE#) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE# (CE#) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (CE#) High	0		ns	
$t_{WHWL} (t_{EHEL})$	WE# (CE#) Pulse Width High	5	30		ns
$t_{\rm SHWH} \left(t_{\rm SHEH} ight)$	WP# High Setup to WE# (CE#) Going High	P# High Setup to WE# (CE#) Going High 3 0			ns
t _{VVWH} (t _{VVEH})	V _{PP} Setup to WE# (CE#) Going High	3	200		ns
$t_{\rm WHGL}$ ($t_{\rm EHGL}$)	Write Recovery before Read		30		ns
t _{QVSL}	WP# High Hold from Valid SRD, RY/BY# High Z	3, 6	0		ns
t _{QVVL}	V _{PP} Hold from Valid SRD, RY/BY# High Z	3, 6	0		ns
t _{WHR0} (t _{EHR0})	WE# (CE#) High to SR.7 Going "0"	3, 7 t_{AVQV}^+ ns		ns	
$t_{WHRL} (t_{EHRL})$	WE# (CE#) High to RY/BY# Going Low	3		100	ns

$V_{CC}=2.7V-3.6V, T_{A}=0^{\circ}C \text{ to }+70^{\circ}C$

NOTES:

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of


CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling

edge of CE# or WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
6. V_{PP} should be held at V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at V_{PP}=V_{PPH1} until determination of full chip erase success (SR.1/3/5=0).

7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command= t_{AVQV} +100ns.

8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.

LHF32F11






Figure 10. AC Waveform for Reset Operations

Reset AC Specifications (V_{CC}=2.7V-3.6V, T_A =0°C to +70°C)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t _{2VPH}	V _{CC} 2.7V to RST# High	1, 3, 5	100		ns
t _{VHQV}	V _{CC} 2.7V to Output Delay	3		1	ms

NOTES:

1. A reset time, t_{PHQV}, is required from the later of SR.7 (RY/BY#) going "1" (High Z) or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHOV}.

2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾

Symbol	Symbol Parameter		Page Buffer Command is	V _{PP} =V _{PPH1} (In System)			V (In N	Unit		
			Used or not Used	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	
t _{WPB}	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
•wpB	Program Time	2	Used		0.03	0.12		0.02	0.06	s
t _{WMB}	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
wmb	Program Time	2	Used		0.24	1.0		0.17	0.5	S
t _{WHQV1} /	Word Program Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}	word riogram rime	2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	8
	Full Chip Erase Time	2			40	350				s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

V_{CC} =2.7V-3.6V, T_A =0°C to +70°C

NOTES:

1. Typical values measured at V_{CC} =3.0V and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1" or RY/BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF Series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

Sampled, not 100% tested.
 This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Fax: (360) 834-8903 http://www.sharpsma.com

EUROPE

SHARP Microelectronics Europe Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Fax: (49) 40 2376-2232 http://www.sharpsme.com

ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: +81-743-65-1321 Fax: +81-743-65-1532 http://www.sharp.co.jp