LH28F640SPHT-PTL12

Flash Memory 64M (4M × 16/8M × 8)

(Model No.: LHF64P01)

Spec No.: FM026004C

Issue Date: December 20, 2002



SPEC No.	FM	0260	004C	
ISSUE:	Dec.	20,	2002	

To;		
10,		

•	PRELIMINARY IFICATIONS
Product Type6	4 M b i t F l a s h M e m o r y
L H 2 8 1	F 6 4 0 S P H T — P T L 1 2
Model No	(LHF64P01)
_	is subject to change without notice. ains 29 pages including the cover and appendix.
CUSTOMERS ACCEPTANCE	
DATE:	_
BY:	PRESENTED BY: Mawali M. NAWAKI Dept. General Manager
	REVIEWED BY: PREPAR
	y Duminaga S. Ko

ED BY:

Product Development Dept. II Flash Memory Division Integrated Circuits Group **SHARP CORPORATION**



LHF64P01

Preliminary

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



LHF64P01

Preliminary 1

CONTENTS

PAGE	PAGE
56-Lead TSOP (Normal Bend) Pinout 3	1 Electrical Specifications
Pin Descriptions	1.1 Absolute Maximum Ratings 16
CE0, CE1, CE2 Truth Table	1.2 Operating Conditions 16
Memory Map 6	1.2.1 Capacitance
Identifier Codes Address	1.2.2 AC Input/Output Test Conditions
OTP Block Address Map 8	1.2.3 DC Characteristics
Bus Operation	1.2.4 AC Characteristics -
Command Definitions	Read-Only Operations
	1.2.5 AC Characteristics - Write Operations 24
Functions of Block Lock	1.2.6 Reset Operations
Status Register Definition	1.2.0 reset operations
Extended Status Register Definition	1.2.7 Block Erase, (Page Buffer) Program and Block Lock Configuration Performance
STS Configuration Definition 15	Performance

LH28F640SPHT-PTL12 64Mbit (4Mbit×16/8Mbit×8) Page Mode Flash MEMORY

- 64-Mbit Density
 - Bit Organization ×8/×16
- High Performance Page Mode Reads for Memory Array
 - 120/25ns 4-Word/ 8-Byte Page Mode
- \blacksquare V_{CC}=2.7V-3.6V Operation
 - V_{CCO} for Input/Output Power Supply Isolation
 - Automatic Power Savings Mode Reduces I_{CCR} in Static Mode
- OTP (One Time Program) Block
 - 4-Word/ 8-Byte Factory-Programmed Area
 - 3963-Word/ 7926-Byte User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word/ 32-Byte Page Buffer
 - Page Buffer Program Time 12.5µs/byte (Typ.)
- Operating Temperature -40°C to +85°C
- Symmetrically-Blocked Architecture
 - Sixty-four 64-KWord/ 128-KByte Blocks

- Enhanced Data Protection Features
 - Individual Block Lock
 - Absolute Protection with V_{PEN}≤V_{PENLK}
 - Block Erase, (Page Buffer) Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - Program Time 210µs (Typ.)
 - Block Erase Time 1s (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 56-Lead TSOP (Normal Bend)
- CMOS Process (P-type silicon substrate)
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is Page Mode Flash memory, is a high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V and V_{PEN} =2.7V-3.6V

The product supports high performance page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states.

Fast program capability is provided through the use of high speed Page Buffer Program.

The block locking scheme is available for memory array and this scheme provides maximum flexibility for safe nonvolatile code and data storage.

OTP (One Time Program) block provides an area to store security code and to protect its code.

* ETOX is a trademark of Intel Corporation.




Figure 1. 56-Lead TSOP (Normal Bend) Pinout

Table 1. Pin Descriptions

Symbol	Type	Name and Function
A_0	INPUT	ADDRESS INPUTS: Lowest address input in byte mode (BYTE#= V_{IL} : ×8 bit). Address is internally latched during an erase or a program cycle. This pin is not used in word mode (BYTE#= V_{IH} : ×16 bit)
A ₂₂ -A ₁	INPUT	ADDRESS INPUTS: Inputs for addresses during read, erase and program operations. Addresses are internally latched during an erase or a program cycle.
DQ ₁₅ -DQ ₀	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle. DQ_{15} - DQ_{8} pins are not used in byte mode (BYTE#= V_{IL} : ×8 bit).
CE ₀ , CE ₁ , CE ₂	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. When the device is de-selected, power consumption reduces to standby levels. Refer to Table 2 to determine whether the device is selected or de-selected depending on the state of CE_0 , CE_1 and CE_2 .
RP#	INPUT	RESET: When low (V_{IL}) , RP# resets internal automation and inhibits erase and program operations, which provides data protection. RP#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RP# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the first edge of CE ₀ , CE ₁ or CE ₂ that disables the device or the rising edge of WE# (whichever occurs first).
STS	OPEN DRAIN OUTPUT	STATUS: Indicates the status of the internal WSM (Write State Machine). When configured in level mode (default mode), STS acts as a RY/BY# pin (STS is V_{OL} when the WSM is executing internal erase or program algorithms). When configured in one of its pulse modes, STS can pulse to indicate erase/program completion. Refer to Table 9 for STS configuration.
ВҮТЕ#	INPUT	BYTE ENABLE: BYTE# V_{IL} places the device in byte mode (×8). In this mode, DQ_{15} - DQ_8 is floated (High Z) and A_0 is the lowest address input. BYTE# V_{IH} places the device in word mode (×16) and A_1 is the lowest address input.
V _{PEN}	INPUT	MONITORING POWER SUPPLY VOLTAGE: V_{PEN} is not used for power supply pin. With $V_{PEN} \le V_{PENLK}$, block erase, (page buffer) program, block lock configuration and OTP program cannot be executed and should not be attempted.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \le V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (refer to DC Characteristics) produce spurious results and should not be attempted.
V_{CCQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC	_	NO CONNECT: Lead is not internally connected; it may be driven or floated.

Table 2. CE_0 , CE_1 , CE_2 Truth Table $^{(1)}$

CE ₂	CE ₁	CE ₀	Device
V_{IL}	V_{IL}	V_{IL}	Enabled
V_{IL}	V_{IL}	V_{IH}	Disabled
V_{IL}	V_{IH}	V_{IL}	Disabled
V_{IL}	V_{IH}	V_{IH}	Disabled
V_{IH}	V_{IL}	V_{IL}	Enabled
V_{IH}	$V_{ m IL}$	V_{IH}	Enabled
V_{IH}	V_{IH}	V_{IL}	Enabled
V _{IH}	V _{IH}	V_{IH}	Disabled

1. For single-chip applications, CE_1 and CE_2 can be connected to GND.

A_1]	$[A_{22}-A_0]$	$[A_{22}-A_1]$		$[A_{22}]$
FFF 64-Kword/128-Kbyte Block 63	7FFFFF 7E0000	1FFFFF 1F0000	64-Kword/128-Kbyte Block 31	3FF 3F0
64-Kword/128-Kbyte Block 62	7E0000 7DFFFF 7C0000	1EFFFF 1E0000	64-Kword/128-Kbyte Block 30	3E0 3DF
FFF 64-Kword/128-Kbyte Block 61	7BFFFF	1DFFFF 1D0000	64-Kword/128-Kbyte Block 29	3C0 3BF
64-Kword/128-Kbyte Block 60	7A0000 79FFFF 780000	1CFFFF 1C0000	64-Kword/128-Kbyte Block 28	3A(39F
64-Kword/128-Kbyte Block 59	780000 77FFFF 760000	1BFFFF 1B0000	64-Kword/128-Kbyte Block 27	380 37F 360
64-Kword/128-Kbyte Block 58	75FFFF 740000	1AFFFF 1A0000	64-Kword/128-Kbyte Block 26	35F 340
64-Kword/128-Kbyte Block 57	740000 73FFFF 720000	19FFFF 190000	64-Kword/128-Kbyte Block 25	33F 320
64-Kword/128-Kbyte Block 56	71FFFF 700000	18FFFF 180000	64-Kword/128-Kbyte Block 24	31F 300
FFF 64-Kword/128-Kbyte Block 55	6FFFFF	17FFFF 170000	64-Kword/128-Kbyte Block 23	2FF 2E0
64-Kword/128-Kbyte Block 54	6E0000 6DFFFF 6C0000	16FFFF 160000	64-Kword/128-Kbyte Block 22	2D)
64-Kword/128-Kbyte Block 53	6BFFFF 6A0000	15FFFF 150000	64-Kword/128-Kbyte Block 21	2Bi
FFF 64-Kword/128-Kbyte Block 52	69FFFF 680000	14FFFF 140000	64-Kword/128-Kbyte Block 20	29F 280
64-Kword/128-Kbyte Block 51	67FFF 660000	13FFFF 130000	64-Kword/128-Kbyte Block 19	27I
64-Kword/128-Kbyte Block 50	65FFFF 640000	12FFFF 120000	64-Kword/128-Kbyte Block 18	260 25F 240
64-Kword/128-Kbyte Block 49	63FFFF 620000	11FFFF 110000	64-Kword/128-Kbyte Block 17	240 23F 220
64-Kword/128-Kbyte Block 48	61FFFF 600000	10FFFF 100000	64-Kword/128-Kbyte Block 16	220 21F 200
64-Kword/128-Kbyte Block 47	5FFFF 5E0000	0FFFFF 0F0000	64-Kword/128-Kbyte Block 15	1FI 1E0
64-Kword/128-Kbyte Block 46	5DFFFF 5C0000	0EFFFF 0E0000	64-Kword/128-Kbyte Block 14	1D 1C
FFF 64-Kword/128-Kbyte Block 45	5BFFFF 5A0000	0DFFFF 0D0000	64-Kword/128-Kbyte Block 13	1B.
64-Kword/128-Kbyte Block 44	59FFFF 580000	0CFFFF 0C0000	64-Kword/128-Kbyte Block 12	191 180 171
64-Kword/128-Kbyte Block 43	57FFF 560000	0BFFFF 0B0000	64-Kword/128-Kbyte Block 11	160
64-Kword/128-Kbyte Block 42	55FFF 540000	0AFFFF 0A0000	64-Kword/128-Kbyte Block 10	15I 140
FFF 64-Kword/128-Kbyte Block 41	53FFFF 520000	09FFFF 090000	64-Kword/128-Kbyte Block 9	13I 120
64-Kword/128-Kbyte Block 40	51FFFF 500000	08FFFF 080000	64-Kword/128-Kbyte Block 8	11F 100 0F
64-Kword/128-Kbyte Block 39	4FFFFF 4E0000	07FFFF 070000	64-Kword/128-Kbyte Block 7	0E0
64-Kword/128-Kbyte Block 38	4DFFFF 4C0000	06FFFF 060000	64-Kword/128-Kbyte Block 6	0D 0C
64-Kword/128-Kbyte Block 37	4BFFFF 4A0000	05FFFF 050000	64-Kword/128-Kbyte Block 5	0B
64-Kword/128-Kbyte Block 36	49FFFF 480000	04FFFF 040000	64-Kword/128-Kbyte Block 4	09F 08G
64-Kword/128-Kbyte Block 35	47FFFF 460000	03FFFF 030000 02FFFF	64-Kword/128-Kbyte Block 3	07F 060 05F
64-Kword/128-Kbyte Block 34	45FFFF 440000	020000	64-Kword/128-Kbyte Block 2	040
64-Kword/128-Kbyte Block 33	43FFFF 420000 41FFFF	01FFFF 010000	64-Kword/128-Kbyte Block 1	03F 020 01F
64-Kword/128-Kbyte Block 32	41FFFF 400000	00FFFF 000000	64-Kword/128-Kbyte Block 0	000

Figure 2. Memory Map

Table 3. Identifier Codes Address

	Code	Address [A ₂₂ -A ₁] ⁽¹⁾	Data [DQ ₇ -DQ ₀] ⁽²⁾	Notes
Manufacturer Code	Manufacturer Code	000000Н	В0Н	
Device Code	Device Code	000001H	17H	
Block Lock Configuration	Block is Unlocked	Block	$DQ_0 = 0$	3
Code	Block is Locked	Address + 2	$DQ_0 = 1$	3

- 1. The address A_0 don't care. 2. "00H" is presented on DQ_{15} - DQ_8 in word mode (BYTE#= V_{IH} : ×16 bit). 3. DQ_{15} - DQ_1 are reserved for future implementation.




Figure 3. OTP Block Address Map (The area not specified in the above figure cannot be used.)

Table 4. Bus Operation^(1, 2)

Mode	Notes	RP#	CE _{0,1,2} (3)	OE#	WE#	Address	V _{PEN}	DQ (4)	STS (10)
Read Array	8	V _{IH}	Enabled	V _{IL}	V _{IH}	X	X	D _{OUT}	X
Output Disable		V _{IH}	Enabled	V _{IH}	V _{IH}	X	X	High Z	X
Standby		V_{IH}	Disabled	X	X	X	X	High Z	X
Reset	5	V_{IL}	X	X	X	X	X	High Z	High Z
Read Identifier Codes/OTP	8	V _{IH}	Enabled	V _{IL}	V _{IH}	Refer to Table 3	X	Refer to Table 3	X
Read Query	8,9	V _{IH}	Enabled	V _{IL}	V _{IH}	X	X	D _{OUT}	X
Write	6,7,8	V _{IH}	Enabled	V_{IH}	V_{IL}	X	X	D _{IN}	X

- 1. Refer to DC Characteristics. When $V_{PEN} \le V_{PENLK}$, memory contents can be read, but cannot be altered. 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PENLK} or V_{PENH} for V_{PEN} . Refer to DC Characteristics for \hat{V}_{PENLK} and \hat{V}_{PENH} voltages.
- 3. Refer to Table 2 to determine whether the device is selected or de-selected depending on the state of CE₀, CE₁ and CE₂.
- 4. DQ refers to DQ_{15} - DQ_0 in word mode (BYTE#= V_{IH} : ×16 bit) and DQ_7 - DQ_0 in byte mode (BYTE#= V_{IL} : ×8 bit).
- 5. RP# at GND±0.2V ensures the lowest power consumption.
- 6. Command writes involving block erase, (page buffer) program, block lock configuration or OTP program are reliably executed when $V_{PEN}=V_{PENH}$ and $V_{CC}=2.7V-3.6V$. 7. Refer to Table 5 for valid D_{IN} during a write operation.
- 8. Never hold OE# low and WE# low at the same timing.
- 9. Query code = Common Flash Interface (CFI) code.
- 10. STS is V_{OL} when the WSM (Write State Machine) is executing internal block erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

Table 5. Command Definitions (10)

	Bus	,		econd Bus C	us Cycle			
Command	Cycles Notes Req'd		Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	X	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	X	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	X	98H	Read	QA	QD
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Program	2	5,6	Write	X	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5,7	Write	BA	E8H	Write	BA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8	Write	X	ВОН			
Block Erase and (Page Buffer) Program Resume	1	8	Write	X	D0H			
STS Configuration	2		Write	X	В8Н	Write	X	CC
Set Block Lock Bit	2		Write	X	60H	Write	BA	01H
Clear Block Lock Bits	2	9	Write	X	60H	Write	X	D0H
OTP Program	2		Write	X	С0Н	Write	OA	OD

- 1. Bus operations are defined in Table 4.
- 2. X=Any valid address within the device.
 - IA=Identifier codes address (Refer to Table 3).
 - OA=Ouery codes address.

SHARP

- BA=Address within the block for block erase, page buffer program or set block lock bit.
- WA=Address of memory location for the Program command.
- OA=Address of OTP block to be read or programmed (Refer to Figure 3).
- 3. The upper byte of the data bus $(DQ_{15}-DQ_8)$ during command writes is ignored in word mode (BYTE#= V_{IH} : ×16 bit). ID=Data to be read from identifier codes. (Refer to Table 3).
 - QD=Data to be read from query database.
 - SRD=Data to be read from status register. Refer to Table 7 and Table 8 for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the first edge of CE₀, CE₁ or CE₂ that disables the device or the rising edge of WE# (whichever occurs first) during command write cycles.
 - N-1=N is the number of the words /bytes to be loaded into a page buffer.
 - OD=Data within OTP block. Data is latched on the first edge of CE₀, CE₁ or CE₂ that disables the device or the rising edge of WE# (whichever occurs first) during command write cycles.
 - CC= STS configuration code (Refer to Table 9).
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (Refer to Table 3).
 - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RP# is V_{IH}.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, write the program sequential address and data of "N" times. Finally, write the any valid address within the block to be programmed and the confirm command (D0H).

8. If both block erase operation and (page buffer) program operation are suspended, the suspended (page buffer) program operation is resumed when writing the Block Erase and (Page Buffer) Program Resume (D0H) command.9. Following the Clear Block Lock Bits command, all the blocks are unlocked at a time.10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

Table 6. Functions of Block Lock (1), (2)

DQ	0(1)	State Name	Erase/Program Allowed (3)
()	Unlocked	Yes
1	1	Locked	No

- 1. Selected block is locked by the Set Block Lock Bit command. Following the Clear Block Lock Bits command, all the blocks are unlocked at a time.
- 2. Locked and unlocked states remain unchanged even after power-up/down and device reset.
- 3. Erase and program are general terms, respectively, to express: block erase and (page buffer) program operations.

Table 7.	Status	Register	Definition
raute /.	Status	ICCEISICI	Deminion

R	R	R	R	R	R R		R
15	14	13	12	11	10	9	8
WSMS	BESS	BECBLS	PBPOPSBLS	VPENS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

- 1 = Ready
- 0 = Busy

Check SR.7 or STS to determine block erase, (page buffer) program, block lock configuration or OTP program completion. SR.6 - SR.1 are invalid while SR.7="0".

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

- 1 = Block Erase Suspended
- 0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND CLEAR BLOCK LOCK BITS STATUS (BECBLS)

- 1 = Error in Block Erase or Clear Block Lock Bits
- 0 = Successful Block Erase or Clear Block Lock Bits

If both SR.5 and SR.4 are "1"s after a block erase, page buffer program, block lock configuration, STS configuration attempt, an improper command sequence was entered.

SR.4 = (PAGE BUFFER) PROGRAM, OTP PROGRAM AND SET BLOCK LOCK BIT STATUS (PBPOPSBLS)

- 1 = Error in (Page Buffer) Program, OTP Program or Set Block Lock Bit
- 0 = Successful (Page Buffer) Program, OTP Program or Set Block Lock Bit

 $SR.3 = V_{PEN} STATUS (VPENS)$

- $1 = V_{PEN}$ LOW Detect, Operation Abort
- $0 = V_{PEN} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

- 1 = (Page Buffer) Program Suspended
- 0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

- 1 = Erase or Program Attempted on a Locked Block, Operation Abort
- 0 = Unlocked

SR.3 does not provide a continuous indication of V_{PEN} level. The WSM interrogates and indicates the V_{PEN} level only after Block Erase, (Page Buffer) Program, Set Block Lock Bit, Clear Block Lock Bits or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when $V_{PEN} \neq V_{PENH}$ or V_{PENLK} .

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

Table 8. Extended Status Register Definition	Table 8.	Extended	Status	Register	Definition
--	----------	----------	--------	----------	------------

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 =Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
R	R	R	R	R R		CC	CC
7	6	5	4	3	2	1	0

"00".

 DQ_{15} - DQ_2 = RESERVED FOR FUTURE ENHANCEMENTS (R)

After power-up or device reset, STS configuration is set to

NOTES:

 DQ_1 - DQ_0 = STS CONFIGURATION CODE (CC)

00 = level mode: RY/BY# indication. (Default)

01 = pulse mode on erase complete.

10 = pulse mode on program complete.

11 = pulse mode on erase or program complete.

In STS configuration = "00", STS is V_{OL} when the WSM is STS configuration 01 executing internal erase or program algorithms.

STS configuration codes "01", "10" and "11" are all pulse modes such that the STS pin pulses low then high when the operation indicated by the configuration code is completed.

STS configuration 00

The output of the STS pin is the control signal to prevent accessing a flash memory while the internal WSM is busy (SR.7="0").

The output of the STS pin is the control signal to indicate that the erase operation is completed and the flash memory is available for the next operation.

STS configuration 10

The output of the STS pin is the control signal to indicate that the program operation is completed and the flash memory is available for the next operation.

STS configuration 11

The output of the STS pin is the control signal to indicate that the erase or program operation is completed and the flash memory is available for the next operation.

NOTE:

1. When the device is configured in one of the pulse modes, the STS pin pulses low with a typical pulse width of 250ns.

1 Electrical Specifications

1.1 Absolute Maximum Ratings*

Operating Temperature

During Read, Erase and Program ...-40°C to +85°C (1)

Storage Temperature

During under Bias.....-40°C to +85°C During non Bias....-65°C to +125°C

Voltage On Any Pin

(except V_{CC} and V_{PEN})......-0.5V to V_{CC} +0.5V (2)

 V_{CC} and V_{CCO} Supply Voltage -0.2V to +3.9V $^{(2)}$

 V_{PEN} Supply Voltage.....--0.2V to +3.9V $^{(2)}$

Output Short Circuit Current......100mA (3)

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PEN} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
T _A	Operating Temperature		-40	+25	+85	°C	Ambient Temperature
V _{CC}	V _{CC} Supply Voltage	1, 2	2.7	3.0	3.6	V	
V _{CCQ}	I/O Supply Voltage	1, 2	2.7	3.0	3.6	V	
V _{PENH}	V _{PEN} Voltage	1	2.7	3.0	3.6	V	
	Block Erase Cycling: V _{PEN} =V _{PENH}		100,000			Cycles	

- 1. Refer to DC Characteristics tables for voltage range-specific specification.
- 2. V_{CC} and V_{CCO} should be the same voltage.

1.2.1 Capacitance $^{(1)}$ (T_A=+25°C, f=1MHz)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
C_{IN}	Input Capacitance		6	8	pF	V _{IN} =0.0V
C_{OUT}	Output Capacitance		8	12	pF	V _{OUT} =0.0V

NOTE:

1. Sampled, not 100% tested.

1.2.2 AC Input/Output Test Conditions




Figure 4. Transient Input/Output Reference Waveform for V_{CC} =2.7V-3.6V




Figure 5. Transient Equivalent Testing Load Circuit

Table 10. Configuration Capacitance Loading Value

Test Configuration	$C_L(pF)$
V _{CC} =2.7V-3.6V	30

Preliminary

1.2.3 DC Characteristics

 $V_{CC}=2.7V-3.6V$

Symbol	Paramet	ter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I_{LI}	Input Load Current		1	-1		+1	μΑ	V _{CC} =V _{CC} Max.,
I_{LO}	Output Leakage Currer	nt	1	-10		+10	μA	V _{CCQ} =V _{CCQ} Max., V _{IN} /V _{OUT} =V _{CCQ} or GND
I_{CCS}	V_{CC} Standby Current				50	120	μА	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is disabled (refer to Table 2), $RP\#=V_{CCQ}\pm0.2V$
-ccs	V _{CC} Standby Current		1, 2, 8		0.71	2	mA	TTL Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is disabled (refer to Table 2), $RP\#=V_{IH}$
I _{CCAS}	V _{CC} Automatic Power	Savings Current	1, 2, 5		50	120	μА	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is enabled (refer to Table 2)
I_{CCD}	V _{CC} Reset Power-Dow	vn Current	1		50	120	μΑ	RP#=GND±0.2V I _{OUT} (STS)=0mA
	Average V _{CC} Page	rage V _{CC} Page 4 word/ 8 byte le Read Current read	1, 2		15	20	mA	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is enabled (refer to Table 2), f=5MHz, I _{OUT} =0mA
I_{CCR}			1, 2		24	29	mA	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is enabled (refer to Table 2), f=33MHz, I _{OUT} =0mA
	Average V _{CC} Read 1 word/ 1 byte read		1, 2		40	50	mA	CMOS Inputs, $V_{CC}=V_{CC}Max.,$ $V_{CCQ}=V_{CCQ}Max.,$ Device is enabled (refer to Table 2), f=5MHz, I _{OUT} =0mA
I_{CCW}	V _{CC} (Page Buffer) Pro	ogram, Set Block	1, 2, 6		35	60	mA	CMOS Inputs, V _{PEN} =V _{PENH}
-CC W	Lock Bit Current		1, 2, 6		40	70	mA	$\begin{array}{l} TTL \ Inputs, \\ V_{PEN} = V_{PENH} \end{array}$

DC Characteristics (Continued)

$V_{CC} = 2.7 \text{V} - 3.6 \text{V}$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
Lagr	V _{CC} Block Erase, Clear Block Lock	1, 2, 6		35	70	mA	CMOS Inputs, V _{PEN} =V _{PENH}
I_{CCE}	Bits Current	1, 2, 6		40	80	mA	TTL Inputs, V _{PEN} =V _{PENH}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) Program or Block Erase Suspend Current	1, 3			10	mA	Device is disabled (refer to Table 2).
V _{IL}	Input Low Voltage	6	-0.5		0.8	V	
V_{IH}	Input High Voltage	6	2.0		V _{CCQ} + 0.5	V	
Vor	Output Low Voltage	6, 8			0.4	V	$\begin{aligned} &V_{CC} = &V_{CC}Min., \\ &V_{CCQ} = &V_{CCQ}Min., \\ &I_{OL} = &2mA \end{aligned}$
V_{OL}	Output Low Voltage	0, 0			0.2	V	$\begin{aligned} &V_{CC} = &V_{CC}Min., \\ &V_{CCQ} = &V_{CCQ}Min., \\ &I_{OL} = &100\mu A \end{aligned}$
V	Output High Voltage	6 9	0.85× V _{CCQ}			V	$\begin{aligned} &V_{CC} = &V_{CC}Min., \\ &V_{CCQ} = &V_{CCQ}Min., \\ &I_{OH} = -1.5mA \end{aligned}$
$ m V_{OH}$	Output High Voltage	6, 8	V _{CCQ} -0.2			V	$\begin{aligned} &V_{CC} = &V_{CC}Min., \\ &V_{CCQ} = &V_{CCQ}Min., \\ &I_{OH} = &-100\mu A \end{aligned}$
V _{PENLK}	V _{PEN} Lockout Voltage during Normal Operations	4, 6, 7			1.0	V	
$ m V_{PENH}$	V _{PEN} Voltage during Block Erase, (Page Buffer) Program, Set Block Lock Bit, Clear Block Lock Bits or OTP Program Operations	4, 7	2.7	3.0	3.6	V	
V _{LKO}	V _{CC} Lockout Voltage	4	2.0			V	

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A =+25°C unless V_{CC} is specified.
- 2. CMOS inputs are either $V_{CCQ}\pm0.2V$ or GND $\pm0.2V$. TTL inputs are either V_{IL} or V_{IH} .

 3. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .
- 4. Block erase, (page buffer) program, block lock configuration and OTP program operations are inhibited when $V_{PEN} \le V_{PENLK}$ or $V_{CC} \le V_{LKO}$. These operations are not guaranteed outside the specified voltage ($V_{CC} = 2.7V - 3.6V$ and $V_{PEN} = 2.7V - 3.6V$).
- 5. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.
- 6. Sampled, not 100% tested.
- 7. V_{PEN} is not used for power supply pin. With $V_{PEN} \le V_{PENLK}$, block erase, (page buffer) program, block lock configuration and OTP program operations are inhibited.
- 8. Includes STS.

1.2.4 AC Characteristics - Read-Only Operations (1)

 T_A =-40°C to +85°C

		V_{CC}	3.0V	-3.6V	2.7V	-3.6V	
		V_{CCQ}	3.0V	-3.6V	2.7V	-3.6V	
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		120		120		ns
t _{AVQV}	Address to Output Delay			120		120	ns
$t_{\rm ELQV}$	CE _X to Output Delay	3, 4		120		120	ns
t _{APA}	Page Address Access Time			25		30	ns
t _{GLQV}	OE# to Output Delay	3		25		30	ns
t _{PHQV}	RP# High to Output Delay			180		180	ns
$t_{\rm ELQX}$	CE _X to Output in Low Z	2, 4	0		0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		0		ns
t _{EHQZ}	CE _X to Output in High Z	2, 5		35		35	ns
t _{GHQZ}	OE# to Output in High Z	2		15		15	ns
t _{OH}	Output Hold from First Occurring Address, CE_X or $OE\#$ change	2, 5	0		0		ns
$t_{\rm ELFL}/t_{\rm ELFH}$	CEx Setup to BYTE# Going Low or High	2, 4		10		10	ns
$t_{\rm FLQV}/t_{\rm FHQV}$	BYTE# to Output Delay			1000		1000	ns
$t_{\rm FLQZ}/t_{\rm FHQZ}$	BYTE# to Output in High Z	2		1000		1000	ns

- 1. Refer to AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
- 2. Sampled, not 100% tested.
- OE# may be delayed up to t_{ELQV} t_{GLQV} after the first edge of CE₀, CE₁ or CE₂ that enables the device (refer to Table 2) without impact to t_{ELQV}.
 The timing is defined from the first edge of CE₀, CE₁ or CE₂ that enables the device.
 The timing is defined from the first edge of CE₀, CE₁ or CE₂ that disables the device.




Figure 6. AC Waveform for 1-Word/ 1-Byte Read Operations (Status Register, Identifier Codes, OTP Block or Query Code)

1. Status register, identifier codes, OTP block and query code can only be read in 1-word/ 1-byte read operations.




Figure 7. AC Waveform for 4-Word Page Mode Read Operations (Memory Array)

1. Memory array supports page mode read operations.




Figure 8. AC Waveform for 8-Byte Page Mode Read Operations (Memory Array)

1. Memory array supports page mode read operations.

1.2.5 AC Characteristics - Write Operations (1), (2)


V_{CC} =2.7V-3.6V, T_A =-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		120		ns
t _{PHWL} (t _{PHEL})	RP# High Recovery to WE# (CE _X) Going Low	3, 9	1		μs
t _{ELWL} (t _{WLEL})	CE _X (WE#) Setup to WE# (CE _X) Going Low	9	0		ns
t _{WLWH} (t _{ELEH})	WE# (CE _X) Pulse Width Low	4, 9, 10	70		ns
$t_{\rm DVWH} (t_{\rm DVEH})$	Data Setup to WE# (CE _X) Going High	7, 10	50		ns
t _{AVWH} (t _{AVEH})	Address Setup to WE# (CE _X) Going High	7, 10	55		ns
t _{WHEH} (t _{EHWH})	CE _X (WE#) Hold from WE# (CE _X) High	10	0		ns
t _{WHDX} (t _{EHDX})	Data Hold from WE# (CE _X) High	10	0		ns
$t_{\mathrm{WHAX}} (t_{\mathrm{EHAX}})$	Address Hold from WE# (CE _X) High	10	0		ns
t _{WHWL} (t _{EHEL})	WE# (CE _X) Pulse Width High	5, 9, 10	30		ns
t _{VVWH} (t _{VVEH})	V _{PEN} Setup to WE# (CE _X) Going High	3, 10	0		ns
t _{WHGL} (t _{EHGL})	Write Recovery before Read	8	35		ns
$t_{WHR0} (t_{EHR0})$ $t_{WHRL} (t_{EHRL})$	WE# (CE _X) High to SR.7 Going "0", STS Going Low	10, 11		500	ns
t _{QVVL}	V _{PEN} Hold from Valid SRD, STS High Z	3, 6, 11	0		ns
t _{FLWH} /t _{FHWH} (t _{FLEH} /t _{FHEH})	BYTE# Setup to WE# (CE _X) Going High	10	50		ns
t _{WHFL} /t _{WHFH} (t _{EHFL} /t _{EHFH})	BYTE# Hold from WE# (CE_X) High	10	90		ns

- 1. The timing characteristics for reading the status register during block erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either CE₀, CE₁, CE₂ or WE#.
- 3. Sampled, not 100% tested.
- 4. Write pulse width low (t_{WP}) is defined from the first edge of CE₀, CE₁ or CE₂ that enables the device or the falling edge of WE# (whichever occurs last) to the first edge of CE₀, CE₁ or CE₂ that disables the device or the rising edge of WE# (whichever occurs first). Hence, t_{WP}=t_{WI WH}=t_{FI FH}=t_{WI FH}=t_{FI WH}.
- (whichever occurs first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$.

 5. Write pulse width high (t_{WPH}) is defined from the first edge of CE_0 , CE_1 or CE_2 that disables the device or the rising edge of WE# (whichever occurs first) to the first edge of CE_0 , CE_1 or CE_2 that enables the device or the falling edge of WE# (whichever occurs last). Hence, $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$.
- (whichever occurs last). Hence, $t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$.

 6. V_{PEN} should be held at $V_{PEN} = V_{PENH}$ until determination of block erase, (page buffer) program, block lock configuration or OTP program success (SR.1/3/4/5=0).
- 7. Refer to Table 5 for valid address and data for block erase, (page buffer) program, block lock configuration and OTP program.
- 8. The output delay time t_{AVQV} or t_{ELQV} is required in addition to t_{WHGL} (t_{EHGL}) for read operations after command writes.
- 9. The timing is defined from the first edge of CE_0 , CE_1 or CE_2 that enables the device.
- 10. The timing is defined from the first edge of CE₀, CE₁ or CE₂ that disables the device.
- 11. STS timings depend on STS configuration.



Rev. 0.04

1.2.6 Reset Operations




Figure 10. AC Waveform for Reset Operations

Reset AC Specifications (V_{CC}=2.7V-3.6V, T_A=-40°C to +85°C)

Symbol	Parameter		Min.	Max.	Unit
t _{PLPH}	RP# Low to Reset during Read (RP# must be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	RP# Low to Reset during Erase or Program	1, 3, 4		30	μs
t _{2VPH}	V _{CC} 2.7V to RP# High	1, 3, 5	100		ns
$t_{ m VHQV}$	V _{CC} 2.7V to Output Delay	3		1	ms

- 1. A reset time, t_{PHQV} , is required from the later of SR.7 (STS) going "1" (High Z) or RP# going high until outputs are valid. Refer to AC Characteristics Read-Only Operations for t_{PHQV} .
- 2. The device may reset if t_{PLPH} is <100ns, but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If RP# asserted while a block erase, (page buffer) program, block lock configuration or OTP program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding RP# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

1.2.7 Block Erase, (Page Buffer) Program and Block Lock Configuration Performance⁽³⁾

$$V_{CC}$$
=2.7V-3.6V, T_{A} =-40°C to +85°C


Comple of	Parameter	Notes	V_1	I Imit		
Symbol	Parameter		Min.	Typ.(1)	Max.	Unit
	Page Buffer Program Time (Time to Program 16 words/ 32 bytes)	2, 6, 7		400	1200	μs
t _{WHQV3} / t _{EHQV3}	Program Time	2		210	630	μs
	Block Program Time (Using Page Buffer Program Command)	2		1.6	4.8	S
t _{WHQV4} / t _{EHQV4}	Block Erase Time	2		1	5	s
$t_{WHQV5}/$ t_{EHQV5}	Set Block Lock Bit Time	2		64	85	μs
$t_{\mathrm{WHQV6}}/$ t_{EHQV6}	Clear Block Lock Bits Time	2		0.5	0.7	s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read			25	90	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read			26	40	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command		600			μs

- 1. Typical values measured at V_{CC} =3.0V, V_{PEN} =3.0V and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (the first edge of CE₀, CE₁ or CE₂ that disables the device or the rising edge of WE#) until SR.7 going "1" or STS going High Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.
- 6. These values are valid when the page buffer is full, and the start address is aligned on a 16-word/32-byte boundary.
- 7. Program time per byte (t_{WHQV1}/t_{EHQV1}) is 12.5 μ s/byte (typical). Program time per word (t_{WHQV2}/t_{EHQV2}) is 25.0 μ s/word (typical).

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the design, which applies V_{PEN} (V_{PP}) to 0V during read operations and V_{PENH} (V_{PPH}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).




Preliminary iv

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

	1	т	1	
Ν	()	1	ж	
1.			12	١

l . Ini	iternational	customers	should	contact the	eir local	SHARP	or o	distribution	sales	office.
---------	--------------	-----------	--------	-------------	-----------	-------	------	--------------	-------	---------



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903

Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341

Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe
Division of Sharp Electronics (Europe) GmbH
Sonninstrasse 3
20097 Hamburg, Germany
Phone: (49) 40-2376-2286
Fax: (49) 40-2376-2232
www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China

Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8

Fax: (82) 2-711-5819