## LM9823

LM9823 3 Channel 48-Bit Color Scanner Analog Front End



Literature Number: SNOS941

October 2000

National Semiconductor

The LM9823 is a high performance Analog Front End (AFE) for

image sensor processing systems. It performs all the analog and

mixed signal functions (correlated double sampling, color spe-

cific gain and offset correction, and analog to digital conversion)

necessary to digitize the output of a wide variety of CIS and

#### LM9823 3 Channel 48-Bit Color Scanner Analog Front End **General Description Key Specifications**

Output Data Resolution

- Pixel Conversion Rate
- · Analog Supply Voltage
- I/O Supply Voltage
- 3.3V±10% or 5V±5%
- Power Dissipation (typical)

## **Features**

- · 6 million pixels/s conversion rate
- Digitally programmed gain and offset for red, green and blue color balancing
- · Correlated Double Sampling for lowest noise from CCD sensors
- · Compatible with CCD and CIS type image sensors

CCD sensors. The LM9823 has a 16 bit 6MHz ADC.

- Internal Voltage Reference Generation
- TTL/CMOS compatible input/output

## **Connection Diagram**

#### Applications

- · Color Flatbed Document Scanners
- Color Sheetfed Scanners
- Multifunction Imaging Products
- Digital Copiers
- · General Purpose Linear Array Imaging

		V <sub>BANDGAP</sub> V <sub>REFMID</sub> AGND OS <sub>R</sub> V <sub>REF+</sub> OS <sub>G</sub> V <sub>REF+</sub> OS <sub>B</sub> V <sub>REF</sub> SDI SDI		1 2 3 4 5 6 7 8 9 10 11 12 13 14	LM9823 28 pin SOIC	28 27 26 25 24 23 22 21 20 19 18 17 16 15		D7 D6 D5 D4 D2 D1 D0 VD DGND CLMP VSMP MCLK SCLK
		SDO		14		15		SCLK
SDO 14 15 SCLK		SDI		12		16	L.	MCLK
SDI         13         16         MCLK           SDO         14         15         SCLK		SEN		12		17		VSMP
SEN         12         17         VSMP           SDI         13         16         MCLK           SDO         14         15         SCLK		AGND		11		18		CLMP
AGND         11         18         CLMP           SEN         12         17         VSMP           SDI         13         16         MCLK           SDO         14         15         SCLK	AGND 11 18 CLMP SEN 12 17 VSMP SD 12 16 MCLK	V <sub>A</sub>		10		19		DGND
VA         10         19         DGND           AGND         11         18         CLMP           SEN         12         17         VSMP           SDI         13         16         MCLK           SDO         14         15         SCLK	VA         10         19         DGND           AGND         11         18         CLMP           SEN         12         17         VSMP           SD         12         16         MCLK	OSB		9		20		VD
OSB         □         9         20□         VD           VA         □         0         19□         DGND           AGND         □         11         18□         CLMP           SEN         □         12         17□         VSMP           SDI         □         13         16□         MCLK           SDO         □         14         15□         SCLK	OSB         □         9         20□         VD           VA         □10         19□         DGND           AGND         □11         18□         CLMP           SEN         □12         17□         VSMP	V <sub>REF-</sub>		8	2010	21		D0
V <sub>REF</sub> 8       SOIC       21 □       D0         OS <sub>B</sub> 9       20 □       V <sub>D</sub> V <sub>A</sub> 10       19 □       DGND         AGND       11       18 □       CLMP         SEN       12       17 □       VSMP         SDI       13       16 □       MCLK         SDO       14       15 □       SCLK	VREF.         8         SOIC         21         D0           OSB         9         20         V <sub>D</sub> VA         10         19         DGND           AGND         111         18         CLMP           SEN         12         17         VSMP	OS <sub>G</sub>		7	20 pm	22		D1
$OS_G$ 7       20 pm       22 dm       23 dm       2	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>REF+</sub>		6	28 nin	23		D2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	OSR		5	LM9823	24		D3
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OSR       5       LM9823       24       D3         VREF+       6       28 pin       22       D1         OSG       7       28 pin       22       D1         VREF-       8       SOIC       21       D0         OSB       9       20       V_D         V_A       10       19       DGND         AGND       111       18       CLMP         SEN       12       17       VSMP	AGND	Ц	4		25	ш	D4
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	AGND       4       25       D4 $OS_R$ 5       LM9823       24       D3 $V_{REF+}$ 6       28 pin       22       D1 $V_{REF-}$ 8       SOIC       21       D0 $OS_B$ 9       20 $V_D$ $V_A$ 10       19       DGND         AGND       111       18       CLMP         SEN       12       17       VSMP	VA		3		20		D3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	VREFMID		2		21		D5
$V_{REFMID}$ 2       27       27 $V_A$ 3       26       D5         AGND       4       25       D4 $OS_R$ 5       LM9823       23       D2 $OS_G$ 7       28 pin       22       D1 $V_{REF^+}$ 8       SOIC       21       D0 $OS_B$ 9       20 $V_D$ $V_A$ 10       19       DGND         AGND       11       18       CLMP         SEN       12       17       VSMP         SDI       13       16       MCLK         SDO       14       15       SCLK	$V_{REFMID}$ 2       27       27 $V_A$ 3       26       D5         AGND       4       25       D4 $OS_R$ 5       LM9823       24       D3 $V_{REF+}$ 6       28 pin       22       D1 $V_{REF-}$ 8       SOIC       21       D0 $OS_B$ 9       20 $V_D$ $V_A$ 10       19       DGND         AGND       111       18       CLMP         SEN       12       17       VSMP	Versie		2		27		D6
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VRANDGAR		1		28		D7
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1					

## **Ordering Information**

$\begin{array}{c} \text{Temperature} \\ 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq \text{+} \end{array}$	NS Package Number	
Order Number	Device Marking	Number
LM9823CCWM <sup>1</sup> LM9823CCWMX <sup>2</sup>	LM9823CCWM LM9823CCWM	M28B M28B

Notes: <sup>1</sup> - Rail transport media, 26 parts per rail, <sup>2</sup> - Tape and reel transport media, 1000 parts per reel

©2000 National Semiconductor Corporation



## Absolute Maximum Ratings (Notes 1& 2)

Positive Supply Voltage (V <sup>+</sup> =V <sub>A</sub> =V <sub>D</sub> )	
With Respect to GND=AGND=DGND	6.5V
Voltage On Any Input or Output Pin	-0.3V to V++0.3V
Input Current at any pin (Note 3)	±25mA
Package Input Current (Note 3)	±50mA
Package Dissipation at T <sub>A</sub> = 25°C	(Note 4)
ESD Susceptibility (Note 5)	
Human Body Model	7000V
Machine Model	450V
Soldering Information	
Infrared, 10 seconds (Note 6)	235°C
Storage Temperature	-65°C to +150°C

## Operating Ratings (Notes 1& 2)

## **Electrical Characteristics**

The following specifications apply for AGND=DGND=0V,  $V_A$ =+5.0 $V_{DC}$ ,  $V_D$ =+3.0 or +5.0 $V_{DC}$ ,  $f_{MCLK}$ =12MHz. Boldface limits apply for  $T_A$ = $T_J$ = $T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A$ = $T_J$ =25°C. (Notes 7, 8, 12 & 16)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
CCD/CIS S	ource Requirements for Full Specified A	ccuracy and Dynamic Range (Note	12)		•
V <sub>OS PEAK</sub>	Sensor's Maximum Peak Differential Signal Range	Gain = 0.933 Gain = 3.0 Gain = 9.0	2.1 0.65 0.21		V V V
Full Chann	el Linearity (in units of 12 bit LSBs) (Not	e 14)			
DNL	Differential Non-Linearity		+0.9 -0.4	+2 -0.9	LSBs (max)
INL	Integral Non-Linearity Error (Note 11)		±2.2	+5 -7	LSBs (max)
Analog Inp	ut Characteristics	•			
	$OS_R$ , $OS_G$ , $OS_B$ Input Capacitance		5		pF
	OS <sub>R</sub> , OS <sub>G</sub> , OS <sub>B</sub> Input Leakage Current	Measured with OS = $3.5V_{DC}$ CDS disabled	20	25	μA (max)
		CDS enabled	10		nA
Coarse Co	or Balance PGA Characteristics		•		•
	Monotonicity			5	bits (min)
	G <sub>0</sub> (Minimum PGA Gain)	PGA Setting = 0	0.93	.90 .96	V/V (min) V/V (max)
	G <sub>31</sub> (Maximum PGA Gain)	PGA Setting = 31	3.0	2.95 3.07	V/V (min) V/V (max)
	x3 Boost Gain	x3 Boost Setting On (Bit 5 of Gain Register is set)	3.0	2.86 3.08	V/V (min) V/V (max)
	Gain Error at any gain (Note 13)		±0.3	1.6	% (max)

# LM9823

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)			
Internal Reference Characteristics								
V <sub>REFMID</sub>	Mid Reference Output Voltage		2.5		V			
V <sub>REF+ OUT</sub>	Positive Reference Output Voltage		3.5		V			
$V_{\text{REF-OUT}}$	Negative Reference Output Voltage		1.5		V			
$\Delta V_{REF}$	Differential Reference Voltage V <sub>REF+ OUT</sub> - V <sub>REF- OUT</sub>		2.0		V			
Static Offs	et DAC Characteristics (in units of 12 bit	LSBs)		1	I.			
	Monotonicity			6	bits (min)			
	Offset DAC LSB size	PGA gain = 1	18.9	13 24	LSB (min) LSB (max)			
	Offset DAC Adjustment Range	PGA gain = 1	±585	±570	LSB (min)			
System Ch	naracteristics (in units of 12 bit LSBs) (se	e section 5.1, Internal Offsets)		•	•			
С	Analog Channel Gain Constant (ADC Codes/V)	Includes voltage reference variation, gain setting = 1	2107	1934 2281	LSB (min) LSB (max)			
V <sub>OS1</sub>	Pre-Boost Analog Channel Offset Error,		17.3	-61 +94	LSB (min)			

V <sub>OS1</sub>	Pre-Boost Analog Channel Offset Error, CIS Mode	27	-49 +103
V <sub>OS2</sub>	Pre-PGA Analog Channel Offset Error	-40	-124 +44
V <sub>OS3</sub>	Post-PGA Analog Channel Offset Error	-38	-130 +55
			•

CCD Mode

DC and Logic Electrical Characteristics The following specifications apply for AGND=DGND=0V,  $V_A$ =+5.0 $V_{DC}$ ,  $V_D$ =+3.0 or +5.0 $V_{DC}$ ,  $f_{MCLK}$ =12MHz. Boldface limits apply for T<sub>A</sub>=T<sub>J</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub>=T<sub>J</sub>=25°C. (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)	
SCLK, SDI,	SCLK, SDI, SEN, MCLK, VSMP, CLMP Digital Input Characteristics					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>A</sub> =5.25V		2.0	V (max)	
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>A</sub> =4.75V		0.8	V (min)	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> =V <sub>A</sub> V <sub>IN</sub> =DGND	0.1 -0.1		μΑ (max) μΑ (max)	
C <sub>IN</sub>	Input Capacitance		5		pF	
D0-D7 Digit	al Output Characteristics					
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	Ι <sub>ΟUT</sub> =-360μΑ		0.8*V <sub>D</sub>	V (min)	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	I <sub>OUT</sub> =1.6mA		0.2*V <sub>D</sub>	V (max)	
	•		•		•	

LM9823

LSB (max)

LSB (min)

LSB (max)

LSB (min)

LSB (max)

LSB (min)

LSB (max)

+94

<b>DC and Logic Electrical Characteristics</b> (Continued) The following specifications apply for AGND=DGND=0V, $V_A$ =+5.0 $V_{DC}$ , $V_D$ =+3.0 or +5.0 $V_{DC}$ , $f_{MCLK}$ =12MHz. Boldface limits apply for $T_A=T_J=T_{MIN}$ to $T_{MAX}$ ; all other limits $T_A=T_J=25^{\circ}C$ . (Notes 7 & 8)						
Symbol     Parameter     Conditions     Typical (Note 9)     Limits (Note 10)     Units (Limits)						
Power Supply Characteristics						
1	Angles Supply Supply	Operating	75	108	mA (max)	
IA Analog Supply Current	Analog Supply Current	Power Down	675	900	µA (max)	
Ι <sub>D</sub>	Disited Querche Quercent (Nate 45)	Operating	210	475	µA (max)	
	Digital Supply Current (Note 15)	Power Down	2	25	µA (max)	

#### **AC Electrical Characteristics**

The following specifications apply for AGND=DGND=0V,  $V_A$ =+5.0 $V_{DC}$ ,  $V_D$ =+3.0 or +5.0 $V_{DC}$ ,  $f_{MCLK}$ =12MHz, except where noted otherwise. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}$ C. (Notes 7& 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
f <sub>MCLK</sub>	Maximum MCLK frequency			12	MHz (min)
t <sub>MCLK</sub>	MCLK period		83		ns (min)
	MCLK duty cycle			40 60	%(min) %(max)
t <sub>SCLK</sub>	Serial Clock Period			1	t <sub>MCLK</sub> (min)
t <sub>SEN</sub>	Serial Enable high time			3	t <sub>MCLK</sub> (min)
t <sub>SSU</sub>	SDI setup time			1	ns (min)
t <sub>SH</sub>	SDI hold time			3	ns (min)
t <sub>SDDO</sub>	SCLK edge to new valid data	$V_D = 5.0V$ $V_D = 3.3V$	8.5 19	20	ns (max)
t <sub>VSU</sub>	VSMP setup time			1	ns (min)
t <sub>VH</sub>	VSMP hold time			3	ns (min)
t <sub>CSU</sub>	CLMP setup time			1	ns (min)
t <sub>CH</sub>	CLMP hold time			3	ns (min)
t <sub>DDO</sub>	MCLK edge to new valid data	$V_D = 5.0V$ $V_D = 3.3V$	16 25	25	ns (max) ns (max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND=AGND=DGND=0V, unless otherwise specified.

Note 3: When the input voltage (V<sub>IN</sub>) at any pin exceeds the power supplies (V<sub>IN</sub><GND or V<sub>IN</sub>>V<sub>A</sub> or V<sub>D</sub>), the current at that pin should be limited to 25mA. The 50mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>J</sub>max,  $\Theta_{JA}$  and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any temperature is  $P_D = (T_Jmax - T_A) / \Theta_{JA}$ .  $T_Jmax = 150^{\circ}C$  for this device. The typical thermal resistance ( $\Theta_{JA}$ ) of this part when board mounted is 69°C/W for the M28B SOIC package.

Note 5: Human body model, 100pF capacitor discharged through a 1.5k $\Omega$  resistor. Machine model, 200 pF capacitor discharged through a 0 $\Omega$  resistor.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any National Semiconductor Linear Data Book for other methods of soldering surface mount devices.









V <sub>A</sub>	The two V <sub>A</sub> pins are the analog supply pins They should be connected to a voltage source of +5V and bypassed to AGND with 0.1µF monolithic capacitor in parallel with 10µF tantalum capacitor.				
AGND	These two pins are the ground returns for the analog supplies.				
V <sub>D</sub>	This is the positive supply pin for the digita $I/O$ pins. It should be connected to a voltag source between +3.3V and +5.0V and be bypassed to DGND with a 0.1µF monolithi capacitor in parallel with a 10µF tantalum capacitor.				
DGND	This is the ground return for the digital sup ply.				
	Analog Input/Output				
OS <sub>R</sub> , OS <sub>G</sub> , OS <sub>B</sub>	Analog Inputs. These inputs (for Red, Green, and Blue) should be tied to the ser sor's OS (Output Signal) through DC block ing capacitors.				
V <sub>REF+,</sub> V <sub>REFMID,</sub> V <sub>REF-</sub>	Voltage reference bypass pins. $V_{REF+}$ , $V_{REFMID}$ and $V_{REF-}$ should each be bypassed to AGND through a 0.1µF mono-lithic capacitor.				
	Timing Control				
MCLK	Master clock input. The ADC conversion rate will be 1/2 of MCLK. 12MHz is the ma imum frequency for MCLK.				
VSMP	Sample timing input signal. If VSMP is hig on the rising edge of MCLK, the input is sampled on the rising edge of the next MCLK. The reference signal for the next pixel will be sampled one to four MCLKs later, depending on the value in the CDSREF configuration bits. If CDS is not enabled, the internal reference will be sam pled during the reference sample time. The number of MCLK cycles between VSMP pulses determines the pixel rate. Timing Diagrams 1 through 6 illustrate the VSMP timings for all the valid pixel rates.				
	Note: See the applications section of the datasheet for the proper timing relationship between VSMP and MCLK.				
CLMP	Clamp timing input. If CLMP and VSMP are high on the rising edge of MCLK, all three OS inputs will be internally connected to V <sub>CLAMP</sub> during the next pixel. V <sub>CLAMP</sub> is either V <sub>REF+</sub> or V <sub>REF</sub> . depending on the state of the Signal Polarity bit in the Sample Mode register (Reg. 0, Bit 4).				

	Data Output			
D7-D0	Data Output pins. The 16 bit conversion results of the ADC are multiplexed in 8 bit bytes to D7-D0 synchronous with MCLK. The MSB consists of data bits d15-d8 on pins D7-D0 and the LSB consists of d7-d0 on pins D7-D0.			
Serial Input/Output				
SCLK	Serial Shift Clock. Input data on SDI is valid on the rising edge of SCLK. The minimum SCLK period is 1 t <sub>MCLK</sub> .			
SDO	Serial Data Output. Data bits are shifted out of SDO on falling edges of SCLK. The first eight falling edges of SCLK after SEN goes low will shift out eight data bits (MSB first) from the configuration register addressed during the previous SEN low time.			
SDI	Serial Data Input. A read/write bit, followed by a four address bits and eight data bits is shifted into SDI, MSB first. Data should be valid on the rising edge of SCLK. If the read/write bit is a "0" (a write), then the shifted data bits will be stored. If the read/write bit is a "1" (a read), then the data bits will be ignored, and SDO will shift out the addressed register's contents during the next <u>SEN</u> low time.			
SEN	Shift enable and load signal. When SEN is low, data is shifted into SDI. When SEN goes high, the last thirteen bits (one read/write, four address and eight data) shifted into SDI will be used to program the addressed configuration register. SEN must be high for at least 3 MCLK cycles between SEN low times.			

## **Connection Diagram**

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VBANDGAP VREFMID VA AGND OSR VREF+ OSG VREF- OSB VA AGND SEN SDI SDO	1         2         3         4         5         6         7         8         9         10         11         12         13         14	LM9823 28 pin SOIC	28 0 1 27 0 26 0 25 0 24 0 23 0 24 0 23 0 21 0 20 0 19 0 18 0 18 0 16 0 15 0	D7 D6 D5 D4 D3 D2 D1 D0 VD DGND CLMP VSMP MCLK SCLK
--	---	--	--------------------------	--	--









Address (Binary)				Register Name and Bit Definitions							
A3	A2	A1	A0	B7	B6	B5	B4	B3	B2	B1	B0
•			-	Sample Mode (Power Up Default = 62h)							
U	U	U	0	I/O Mode	DOE	CDS	Polarity	SMPCL	CDSREF1	CDSREF0	PD
0	0	0	1	Red Offset Setting (Power Up Default = 00h)							
Ū	Ŭ	Ŭ		N/A	N/A	Polarity	MSB				LSB
0	0	0 1		Green Offset Setting (Power Up Default = 00h)							
U	, ,	1	U	N/A	N/A	Polarity	MSB				LSB
0			1			Blue Offset	Setting (Po	ower Up De	fault = 00h)		
Ū	Ŭ			N/A	N/A	Polarity	MSB				LSB
0	1	0	0		Red Gain Setting (Power Up Default = 00h)						
U	•	Ŭ	Ŭ	N/A	N/A	x3	MSB				LSB
0	1		1			Green Gain	Setting (Po	ower Up De	fault = 00h	)	
U		Ű	•	N/A	N/A	x3	MSB				LSB
0	1	1 1	1 0	Blue Gain Setting (Power Up Default = 00h)							
U	•			N/A	N/A	x3	MSB				LSB
0	1	1	1			Color N	lode (Powe	r Up Defaul	lt = 00h)		
U	•	•		N/A	N/A	N/A	N/A	N/A	N/A	CM1	CM0
	0	0	0 0			Test Reg	ister 0 (Pow	ver Up Defa	ult = 00h)		
•	Ŭ	Ŭ	Ŭ	0	0	0	0	0	0	0	0
1	0	0	1			Test Reg	ister 1 (Pow	ver Up Defa	ult = 10h)		
	Ŭ	Ŭ		0	0	0	1	0	0	0	0
1	0	0 1	0			Test Reg	ister 2 (Pow	ver Up Defa	ult = 00h)		
•				0	0	0	0	0	0	0	0

# LM9823

Parameter (Address)			Control Bits	Result			
			Sample Mode (0)	•			
I/O Mode	<u>B7</u>						
(0)	<b>0</b> 1	Normal Output Driver Operation Reduced Slew Rate Output Driver Operation					
DOF	<u>B6</u>						
DOE (Data Output Edge)	0	D7-D0 are clocked out (change) on the falling edge of MCLK - Recommended setting					
(0)	1	lowest noise and best overall performance. D7-D0 are clocked out (change) on the rising edge of MCLK					
CDS (Enable)	<u>B5</u>						
(0)	0		CDS disable				
. ,	1		CDS Enabled	(CCD)			
Signal Polarity	<u>B4</u>						
(0)	<b>U</b> 1		Positive Polarity (CCD)	Clamping to V <sub>REF+</sub>			
SMPCL	<u>B3</u> 0		Clamp is on for 1 MCLK before reference sampled				
(0)	1		Clamp is on between the reference	and the signal sample points			
	<u>B2</u>	<u>B1</u>					
CDSREF	0	0	Reference (for pixel N+1) sampled 1 M	CLK cycle after signal (for pixel N) sampl			
(0)	1	0	Reference (for pixel N+1) sampled 2 M	CLK cycle after signal (for pixel N) sampl CLK cycle after signal (for pixel N) sampl			
	1	1	Reference (for pixel N+1) sampled 4 M	CLK cycle after signal (for pixel N) sample			
PD	<u>B0</u>						
(Power Down)	0 1		Operatin	ng tandhy			

Parameter (Address)		Control Bits					Result
	R	ed, Gree	en and E	Blue Off	set DAC	Settings	(1, 2 & 3)
Offset Polarity	B5       0       1   Positive Offset Negative Offset						set íset
Offset Value	Vffset Value         B4(MSB)         B3         B2         B1         B0(LSB)         Typical Offset = 20				offset = 20LSBs * Offset Value * PGA Ga		
	B5 (SIGN)	<u>B4</u> (MSB)	<u>B3</u>	<u>B2</u>	<u>B1</u>	<u>B0</u> (I SB)	Typical Offset (with PGA Gain = 1)
	0	(1110)	0	0	о	0	0.00
	0	0	0	0	0	1	+20
	0	0	0	0	1	0	+40
	•••	•••	•••	•••	•••	•••	•••
Typical Offset	0	1	1	1	1	0	+600
Values	0	1	1	1	1	1	+620
	1	0	0	0	0	0	0
	1	0	0	0	0	1	-20
	1	0	0	0	1	0	-40
	•••	•••	•••	•••	•••	•••	•••
	1	1	1	1	1	0	-600
	1	1	1	1	1	1	-620
		Red, G	Green ar	nd Blue	Gain Set	tings (4,	5 & 6)
Boost Gain Enable	<u>B5</u> 0 1				Bo	ost Gain = ost Gain =	1V/V 3V/V
Boost Gain Enable PGA Gain Value	<u>B5</u> 0 1 B4(MSB)	B3	B2	B1	Bo Bo B0(LSB)	ost Gain = ost Gain = PGA Gai	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Valu
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB)	B3	B2	B1 Gai	Bo Bo B0(LSB) n = Boost (	ost Gain = ost Gain = PGA Gai Gain * PGA	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Valu a Gain
Boost Gain Enable PGA Gain Value Gain	<u>B5</u> 0 1 B4(MSB) <u>B5</u> (x3)	B3 <u>B4</u> (MSB)	B2 <u>B3</u>	B1 Gai	Bo Bo B0(LSB) n = Boost ( <u>B1</u>	ost Gain = ost Gain = PGA Gai Gain * PGA <u>B0</u> (LSB)	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V)
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0	B3 (MSB) 0	B2 B3 0	B1 Gai <u>B2</u> 0	Bo Bo B0(LSB) n = Boost 0 <u>B1</u> 0	ost Gain = ost Gain = PGA Gai Gain * PGA <u>B0</u> (LSB) 0	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0 0	B3 (MSB) 0 0	B2 B3 0	B1 Gai <u>B2</u> 0	Bo Bo B0(LSB) n = Boost 0 B1 0 0	ost Gain = ost Gain = PGA Gai Gain * PGA <u>B0</u> (LSB) <i>0</i> 1 0	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93 1.00 4.07
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0 0 0	B3 (MSB) 0 0	B2 B3 0 0	B1 Gai B2 0 0 0	Bo Bo Bo(LSB) n = Boost 0 B1 0 1	ost Gain = ost Gain = PGA Gai Gain * PGA <u>B0</u> (LSB) 0 1 0	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0 0 0 0 0 0 0 0 0	B3 (MSB) 0 0  1	<b>B2</b> <b>B3</b> <b>0</b> 0 0 1	B1 Gai <u>B2</u> 0 0 0	Bo Bo B0(LSB) n = Boost ( <u>B1</u> 0 1  0	ost Gain = ost Gain = PGA Gai Gain * PGA <u>B0</u> (LSB) 0 1 0  1	1V/V 3V/V in (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	B3 (MSB) 0 0 0 0 1 1	<b>B2</b> <b>B3</b> 0 0  1	B1 Gai <u>B2</u> 0 0 0  1	Bo Bo (LSB) n = Boost ( <u>B1</u> 0 1  0 1	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 0 1 0 1 0 1 0	1V/V 3V/V in (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	B3 (MSB) 0 0  1 1 1	<b>B2</b> <b>B3</b> <b>0</b> 0 <b>•••</b> 1 1 1	B1 Gai <u>B2</u> 0 0 0  1 1 1	Bo Bo (LSB) n = Boost ( B1 0 1  0 1 1 1	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 0  1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1V/V 3V/V in (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00
Boost Gain Enable PGA Gain Value Gain	B5         0           1         B4(MSB)           B5         (x3)           0         0           0         0           0         0           0         0           0         0           0         0           0         0	B3 (MSB) 0 0 0 1 1 1 1 1	<b>B2</b> <b>B3</b> <b>0</b> 0 0  1 1 1 	B1 Gai 0 0 0 1 1 1 1	Bo Bo(LSB) n = Boost ( 0 1  0 1 1 1 	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1V/V 3V/V in (V/V) =.933 + 0.0667 * (PGA Gain Valu a Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00 •••
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0 0 0 0 0 0 0 0 0 0 0 0 1	B3 (MSB) 0 0 0 0 1 1 1 1 1 0	<b>B2</b> <b>B3</b> <b>0</b> 0 0 <b>···</b> 1 1 1 1  0	B1 Gai 0 0 0 1 1 1 1 1 0	Bo(LSB) n = Boost ( 0 1  0 1 1  0	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1V/V 3V/V in (V/V) =.933 + 0.0667 * (PGA Gain Valu a Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00 ••• 2.79
Boost Gain Enable PGA Gain Value Gain	B5 0 1 B4(MSB) B5 (x3) 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1	B3 (MSB) 0 0 0 0 0 1 1 1 1 1 0 0 0	<b>B2</b> <b>0</b> 0 0 1 1 1 1 0 0 0	B1 Gai 0 0 0 1 1 1 1 1 0 0	Bo(LSB) n = Boost ( 0 1  0 1 1  0 0 0 1 0 1 0 0 0	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1V/V 3V/V in (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00 ••• 2.79 3.00
Boost Gain Enable PGA Gain Value Gain	B5         0           1         B4(MSB)           B5         (x3)           0         0           0         0           0         0           1         1           1         1	B3 (MSB) 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0	<b>B2</b> <b>B3</b> <b>0</b> 0 0 <b>···</b> 1 1 1 1 ••• 0 0 0	B1 Gai 0 0 0 0 1 1 1 1 1 0 0 0 0	Bo(LSB) n = Boost ( 0 1  0 1 1  0 0 1 1  0 0 1	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1V/V 3V/V in (V/V) =.933 + 0.0667 * (PGA Gain Value Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00 ••• 2.79 3.00 3.20
Boost Gain Enable PGA Gain Value Gain	B5         0           1         B4(MSB)           B5         (x3)           0         0           0         0           0         1           1         1           1         1	B3 (MSB) 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0	<b>B2</b> <b>B3</b> <b>0</b> 0 0 0 1 1 1 1 1 0 0 0 0 0	B1 Gai 0 0 0 0 1 1 1 1 1 0 0 0 0	Bo(LSB) n = Boost ( 0 1  0 1 1  0 1 1  0 1 1  0 1 1 	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Value Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00 ••• 2.79 3.00 3.20 •••
Boost Gain Enable PGA Gain Value Gain	B5         0           1         B4(MSB)           B5         (x3)           0         0           0         0           1         1           1         1           1         1	B3 (MSB) 0 0 0 1 1 1 1 0 0 0 0 1 1	<b>B2</b> <b>B3</b> <b>0</b> 0 0 0 1 1 1 0 0 0 0 1 1	B1 Gai 0 0 0 0 1 1 1 1 0 0 0 0 1	Bo(LSB) n = Boost ( 0 1  0 1 1  0 1 1  0 1  0 1  0	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Valu Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00 ••• 2.79 3.00 3.20 ••• 8.60
Boost Gain Enable PGA Gain Value Gain	B5         0           1         B4(MSB)           B5         (x3)           0         0           0         0           1         1           1         1           1         1           1         1	B3 (MSB) 0 0 0 1 1 1 0 0 0 0 1 1 1 1 1 1 1	<b>B2</b> <b>0</b> 0 0 1 1 1 1 0 0 0 0 0 1 1	B1 Gai 0 0 0 0 1 1 1 1 0 0 0 0 1 1	Bo(LSB) n = Boost ( 0 1  0 1 1  0 1 1  0 1 1  0 1 1  0 1	ost Gain = ost Gain = PGA Gai Gain * PGA (LSB) 0 1 0  1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1V/V 3V/V n (V/V) =.933 + 0.0667 * (PGA Gain Value Gain <u>Typical Gain</u> (V/V) 0.93 1.00 1.07 ••• 2.87 2.93 3.00 ••• 2.79 3.00 3.20 ••• 8.60 8.80

LM9823

Color Mode       E1       B0       Color Mode (7)         Color Mode       0       1       Monochrome - Red Monochrome - Green Monochrome - Green Monochrome - Blue         Reserved Register 0 (8)         Reserved Register 0 (8)         Reserved Register 1 (9)         Reserved Register 1 (9)         Reserved Register 2 (A)         Reserved Register 2 (0 0 0 0 0 0 0 0         Reserved Register 2 (A)	(Address)			Control Bits		Result
B1         B0         Color           0         1         Monochrome - Red Monochrome - Blue           Reserved Register 0 (8)           Reserved Register 0 (8)           Reserved Register 1 (9)           Reserved Register 1 (9)           Reserved Register 2 (A)           Reserved Register 2 (A)           Reserved Register 2 (A)				Color Mod	e (7)	
Reserved Register 0       000000       Reserved, always set to         Reserved Register 1       0001000       Reserved, always set to         Reserved Register 1       0001000       Reserved, always set to         Reserved Register 2       000000       Reserved, always set to         Reserved Register 2       000000       Reserved, always set to	Color Mode	<u>B1</u> 0 1 1	<u>B0</u> 0 1 0 1		Co Monochro Monochro Monochro	olor ome - Red me - Green ome - Blue
Reserved Register 0 000000 Reserved Register 1 (9) Reserved Register 1 0001000 Reserved, always set to Reserved Register 2 (A) Reserved Register 2 0000000 Reserved, always set to				Reserved Regi	ster 0 (8)	
Reserved Register 1 (9)         Reserved Register 1       0 0 0 1 0 0 0 0       Reserved, always set to         Reserved Register 2       0 0 0 0 0 0 0       Reserved, always set to	Reserved Register 0			00000000		Reserved, always set to 00h.
Reserved Register 1         00010000         Reserved, always set to           Reserved Register 2         0000000         Reserved, always set to				Reserved Regi	ster 1 (9)	
Reserved Register 2         0000000         Reserved, always set to	Reserved Register 1			00010000		Reserved, always set to 10h.
Reserved Register 2 000000 Reserved, always set to				Reserved Regi	ster 2 (A)	
	Reserved Register 2			00000000		Reserved, always set to 00h.

### **Applications Information**

#### 1.0 Introduction

The LM9823 is a high performance scanner Analog Font End (AFE) for image sensor processing systems. It is designed to work with color CCD and CIS image sensors and provides a full 3 channel sampling, gain and offset correction system, coupled with a 16 bit high speed analog to digital converter. A typical application of the LM9823 is in a color flatbed document scanner. The image sensing and processing portion of the system would be configured similar to that shown in Figure 1.



Figure 1. LM9823 in Basic Color Scanner

#### 2.0 CDS Correlated Double Sampler

The LM9823 uses a high-performance CDS (Correlated Double Sampling) circuit to remove many sources of noise and error from the image sensor output signal. It also supports CIS image sensors with a single ended sampling mode.

Figure 2 shows the output stage of a typical CCD and the resulting output waveform:



#### Figure 2. CDS

Capacitor C1 converts the electrons coming from the CCD's shift register to an analog voltage. The source follower output stage (Q2) buffers this voltage before it leaves the CCD. Q1 resets the voltage across capacitor C1 between pixels at intervals 2 and 5. When Q1 is on, the output signal (OS) is at its most positive voltage. After Q1 turns off (period 3), the OS level represents the residual voltage across C1 (V<sub>RESIDUAL</sub>). V<sub>RESIDUAL</sub> includes charge injection from Q1, thermal noise from the ON resistance

of Q1, and other sources of error. When the shift register clock (Ø1) makes a low to high transition (period 4), the electrons from the next pixel flow into C1. The charge across C1 now contains the voltage proportional to the number of electrons plus V<sub>RESID-</sub> LIAL, an error term. If OS is sampled at the end of period 3 and that voltage is subtracted from the OS at the end of period 4, the V<sub>RESIDUAL</sub> term is canceled and the noise on the signal is reduced ([ $V_{SIGNAL} + V_{RESIDUAL}$ ]- $V_{RESIDUAL} = V_{SIGNAL}$ ). This is the principal of Correlated Double Sampling.

#### 3.0 CIS Mode (CDS Off, Selectable Signal Polarity)

The also LM9823 supports CIS (Contact Image Sensor) devices. The output signal of a CIS sensor (Figure 3) differs from a CCD signal in two primary ways: its output usually increases with increasing signal strength, and it does not usually have a reference level as an integral part of the output waveform of every pixel.



#### Figure 3. CIS

When the LM9823 is in CIS (CDS off) mode (Register 0, B5=1), it uses either V<sub>REF+</sub> or V<sub>REF-</sub> as the reference (or black) voltage for each pixel (depending on the signal polarity setting (Register 0, Bit 4)). If the signal polarity is set to one, then V<sub>REF-</sub> will be sampled as the reference level. If it is set to zero, then V<sub>REF+</sub> will be sampled as the reference level.

#### 4.0 Programmable Gain

The output of the Sampler drives the input of the x3 Boost gain stage. The gain of each x3 Boost gain is 3V/V if bit B5 of that color's gain register (register 4,5, or 6) is set, or 1V/V if bit B5 is cleared. The output of each x3 gain stage is the input an offset DAC and the output of each offset DAC is the input to a PGA (Programmable Gain Amplifier). Each PGA provides 5 bits of gain correction over a 0.93V/V to 3V/V (-0.6 to 9.5dB) range. The x3 Boost gain stage and the PGA can be combined for an overall gain range of 0.93V/V to 9.0V/V (-.6 to 19dB). The gain setting for each color (registers 4, 5 and 6) should be set during calibration to bring the maximum amplitude of the strongest pixel to a level just below the desired maximum output from the ADC. The PGA gain is determined by the following equation:

PGA Gain 
$$\left(\frac{V}{V}\right)$$
 = 0.933 + .0667 (value in bits B4-B0)

#### Equation 1. PGA Gain

If the x3 Boost gain is enabled then the overall signal gain will be three times the PGA gain.

#### Applications Information (Continued) \_M982; 5.0 Offset DAC

The Offset DACs remove the DC offsets generated by the sensor and the LM9823's analog signal chain (see section 5.1, Internal Offsets). The DAC value for each color (registers 1,2 and 3) should be set during calibration to the lowest value that still results in an ADC output code greater than zero for all the pixels when scanning a black line. With a PGA gain of 1V/V, each LSB of the offset DAC typically adds the equivalent of 20 ADC LSBs, providing a total offset adjustment range of ±590 ADC LSBs. The Offset DAC's output voltage is given by:

#### $V_{DAC} = 9.75 \text{mV} \bullet \text{(value in B4 - B0)}$ Equation 2. Offset DAC Output Voltage

In terms of 12 bit output codes, the offset is given by:

Offset = 20LSBs • (value in B4 - B0) • PGA Gain Equation 3. Offset in ADC Output Codes

The offset is positive if bit B5 is cleared and negative if B5 is set. Since the analog offset is added before the PGA gain, the value of the PGA gain must be considered when selecting the offset DAC values.

#### 5.1 Internal Offsets

Figure 4 is a model of the LM9823's internal offsets. Equation 4 shows how to calculate the expected output code given the input voltage (VIN), the LM9823 internal offsets (V<sub>OS1</sub>, V<sub>OS2</sub>, V<sub>OS3</sub>), the programmed offset DAC voltage (V<sub>DAC</sub>), the programmed gains (G<sub>B</sub>, G<sub>PGA</sub>) and the analog channel gain constant C.

C is a constant that combines the gain error through the AFE, reference voltage variance, and analog voltage to digital code conversion into one constant. Ideally, C = 2048 codes/V (4096 codes/2V) in 12 bit LSBs. Manufacturing tolerances widen the range of C (see Electrical Specifications).



### Figure 4. Internal Offset Model

 $\mathsf{D}_{\mathsf{OUT}} = (((\mathsf{V}_{\mathsf{IN}} + \mathsf{V}_{\mathsf{OS1}})\mathsf{G}_{\mathsf{B}} + \mathsf{V}_{\mathsf{DAC}} + \mathsf{V}_{\mathsf{OS2}})\mathsf{G}_{\mathsf{PGA}} + \mathsf{V}_{\mathsf{OS3}})\mathsf{C}$ 

Equation 4. Output code calculation with internal offsets

Equation 5 is a simplification of the output code calculation, neglecting the LM9823's internal offsets.

$$\mathsf{D}_{\mathsf{OUT}} = (\mathsf{V}_{\mathsf{IN}}\mathsf{G}_{\mathsf{B}} + \mathsf{V}_{\mathsf{DAC}})\mathsf{G}_{\mathsf{PGA}}\mathsf{C}$$

Equation 5. Simplified output code calculation

#### 6.0 Clamping

To perform a DC restore across the AC coupling capacitors at the

beginning of every line, the LM9823 implements a clamping function. The clamping function is initiated by asserting the CLMP input. If CLMP and VSMP are both high on a rising edge of MCLK, all three OS inputs will be internally connected to  $\rm V_{REF+}$ or V<sub>REF-</sub> during the next pixel, depending on bit 4 of register 0. If bit 4 is set to one (positive signal polarity), then the OS input will be connected to  $V_{\mbox{\scriptsize REF}}.$  If bit 4 is set to zero (negative signal polarity), then it will be connected to V<sub>REF+</sub>.

#### 6.1 Clamp Capacitor Selection

The output signal of many sensors rides on a DC offset (greater than 5V for many CCDs) which is incompatible with the LM9823's 5V operation. To eliminate this offset without resorting to additional higher voltage components, the output of the sensor is AC coupled to the LM9823 through a DC blocking capacitor, C<sub>CLAMP</sub> The sensor's DOS output, if available, is not used. The value of this capacitor is determined by the leakage current of the LM9823's OS input and the output impedance of the sensor. The leakage through the OS input determines how quickly the capacitor value will drift from the clamp value of  $V_{REF+}$  or  $V_{REF-}$ , which then determines how many pixels can be processed before the droop causes errors in the conversion (±0.1V is the recommended limit for CDS operation). The output impedance of the sensor determines how quickly the capacitor can be charged to the clamp value during the black reference period at the beginning of every line.

The minimum clamp capacitor value is determined by the maximum droop the LM9823 can tolerate while converting one sensor line. The minimum clamp capacitor value is much smaller for CDS mode applications than it is for CIS mode applications.



#### Figure 5. Input Circuitry

The LM9823 input current is considerably less when the LM9823 is operating in CDS mode. In CDS mode, the LM9823 average input current is no more than 25nA. With CDS disabled, which will likely be the case when CIS sensors are used, the LM9823 input impedance will be  $1/(f_{Sample} * C_S)$ . where  $f_{Sample}$  is the sample rate of the analog input and C<sub>S</sub> is 2pF.

#### 6.1.1 CDS mode Minimum Clamp Capacitor Calculation:

The following equation takes the maximum leakage current into

18

#### Applications Information (Continued)

the OS input, the maximum allowable droop, the number of pixels on the sensor, and the pixel conversion rate,  $f_{VSMB}$  and provides the minimum clamp capacitor value:

 $C_{CLAMP MIN} = \frac{i}{dV} dt$  $= \frac{leakage current (A) number of pixels}{max droop(V)} \frac{f_{VSMP}}{f_{VSMP}}$ 

#### Equation 6. CDS mode C<sub>CLAMP MIN</sub> Calculation

For example, if the OS input leakage current is 25nA worst-case, the sensor has 2700 active pixels, the conversion rate is 2MHz ( $t_{VSMP} = 500$ ns), and the max droop desired is 0.1V, the minimum clamp capacitor value is:

$$C_{CLAMP \text{ MIN}} = \frac{25nA}{0.1V} \frac{2700}{2MHz}$$
  
= 340pF  
Equation 7. CDS mode C<sub>CLAMP MIN</sub> Example

#### 6.1.2 CIS mode Minimum Clamp Capacitor Calculation:

If CDS is disabled, then the maximum LM9823 OS input leakage current can be calculated from:

$$I_{leakage} = V_{SAT}f_{SampCLK}C_{SAMP}$$

#### Equation 8. CIS mode Input Leakage Current Calculation

where  $V_{SAT}$  is the peak pixel signal swing of the CIS OS output and  $C_{SAMP}$  is the capacitance of the LM9823 internal sampling capacitor (2pF). Inserting this into Equation 6 results in:

$$C_{\text{CLAMP MIN}} = \frac{1}{dV} dt$$

$$= \frac{V_{\text{SAT}}}{t_{\text{SampCLK}}} C_{\text{SAMP}} \frac{t_{\text{SampCLK}}}{\text{max droop(V)}} \text{num pixels}$$

#### Equation 9. CIS mode C<sub>CLAMP MIN</sub> Calculation

with  $C_{SAMP}$  equal to 2pF and  $V_{SAT}$  equal to 2V (the LM9823 maximum input signal), then Equation 9 reduces to:

$$C_{CLAMP MIN} = \frac{4p(F)(V)}{\max droop(V)} \text{num pixels}$$

#### Equation 10. CIS mode C<sub>CLAMP MIN</sub> Calculation

In CIS mode (CDS disabled), the max droop limit must be much more carefully chosen, since any change in the clamp capacitor's DC value will affect the LM9823 conversion results. If a droop of one 10 bit LSB across a line is considered acceptable, then the allowed droop voltage is calculated as: 2V/1024, or approximately 2mV. If there are 2700 active pixels on a line then:

$$C_{CLAMP MIN} = \frac{4p(F)(V)}{2mV} 2700$$
$$= 5.4 \text{ uF}$$

#### Equation 11. CIS mode C<sub>CLAMP MIN</sub> Calculation Example

#### 6.1.3 Maximum Clamp Capacitor Calculation:

The maximum size of the clamp capacitor is determined by the amount of time available to charge it to the desired value during the optical black portion of the sensor output. The internal clamp occurs when CLMP and VSMP are both high on a rising edge of MCLK. If SMPCL=0, the clamps are on immediately before the sample reference time, if SMPCL=1, the clamps are on immediately after the sample reference time. If the LM9823 is operated in divide by 2 mode, then the clamp is on 50% of the time when

CLMP is high. In this case the available charge time per line can be calculated using:

$$t_{CLAMP} = \frac{Number of optical black pixels}{2f_{VSMP}}$$

## Equation 12. Clamp Time Per Line Calculation

For example, if a sensor has 18 black reference pixels and  $f_{VSMP}$  is 2MHz with a 50% duty cycle, then  $t_{CLAMP}$  is 4.5µs. Other "divide by" modes will have lower or higher clamp duty cycles accordingly, depending on the SMPCL setting. See **Diagram 8**, **Clamp Timing With SMPCL = 0** and **Diagram 9**, **Clamp Timing With SMPCL = 1**.

The following equation takes the number of optical black pixels, the amount of time (per pixel) that the clamp is closed, the sensor's output impedance, and the desired accuracy of the final clamp voltage and provides the maximum clamp capacitor value that allows the clamp capacitor to settle to the desired accuracy within a single line:

$$C_{\text{CLAMP MAX}} = \frac{t}{R} \frac{1}{\ln(\text{accuracy})}$$
$$= \frac{t}{R} \frac{1}{\ln(\text{accuracy})} \frac{1}{\ln(\text{accuracy})}$$

#### Equation 13. CCLAMP MAX for a single line of charge time

Where  $t_{CLAMP}$  is the amount of time (per line) that the clamp is on,  $R_{CLAMP}$  is the output impedance of the CCD plus 50 $\Omega$  for the LM9823 internal clamp switch, and accuracy is the ratio of the worst-case initial capacitor voltage to the desired final capacitor voltage. If  $t_{CLAMP}$  is 4.5 $\mu$ s, the output impedance of the sensor is 1500 $\Omega$ , the worst case voltage change required across the capacitor (before the first line) is 5V, and the desired accuracy after clamping is to within 0.1V (accuracy = 5/0.1 = 50), then:

$$C_{\text{CLAMP MAX}} = \frac{4.5 \mu \text{s}}{1550 \Omega \ln(50)}$$
$$= 728 \text{pF}$$

#### Equation 14. C<sub>CLAMP MAX</sub> Example

The final value for  $C_{CLAMP}$  should be less than or equal to  $C_{CLAMP MAX}$ , but no less than  $C_{CLAMP MIN}$ .

In some cases, depending primarily on the choice of sensor,  $C_{\text{CLAMP}\,\text{MAX}}$  may actually be *less* than  $C_{\text{CLAMP}\,\text{MIN}}$ , meaning that the capacitor can not be charged to its final voltage during the black pixels at the beginning of a line and hold it's voltage without drooping for the duration of that line. This is usually not a problem because in most applications the sensor is clocked continuously as soon as power is applied. In this case, a larger capacitor can be used (guaranteeing that the  $C_{\text{CLAMP}\,\text{MIN}}$  requirement is met), and the final clamp voltage is forced across the capacitor over multiple lines. This equation calculates how many lines are required before the capacitor settles to the desired accuracy:

lines = 
$$\left( \mathsf{R}_{\mathsf{CLAMP}} \frac{\mathsf{C}_{\mathsf{CLAMP}}}{\mathsf{t}_{\mathsf{CLAMP}}} \right) \ln \left( \frac{\text{Initial Error Voltage}}{\text{Final Error Voltage}} \right)$$

#### Equation 15. Number of Lines Required for Clamping

Using the values shown before and a clamp capacitor value of  $0.01 \mu \text{F},$  this works out to be:

ines = 
$$\left(1550\frac{0.01\mu\text{F}}{4.5\mu\text{s}}\right)\ln\left(\frac{5\text{V}}{0.1\text{V}}\right)$$
 = 13.5 lines

#### Equation 16. Clamping Lines Required Example

In this example, a  $0.01\mu$ F capacitor takes 14 lines after power-up to charge to its final value. On subsequent lines, the only error will be the droop across a single line which should be significantly

19

\_M9823

#### Applications Information (Continued)

less than the initial error. If the LM9823 is operating in CDS mode and multiple lines are used to charge up the clamping capacitors after power-up, then a clamp capacitor value of 0.01 $\mu$ F should be significantly greater than the calculated C<sub>CLAMP MIN</sub> value and can virtually always be used.

If the LM9823 is operating in CIS mode, then significantly larger clamp capacitors must be used. Fortunately, the output impedance of most CIS sensors is significantly smaller than the output impedance of CCD sensors, and R<sub>CLAMP</sub> will be dominated by the 50 $\Omega$  from the LM9823 internal clamp switch. With a smaller R<sub>CLAMP</sub> value, the clamp capacitors will charge faster.

#### 7.0 Power Supply Considerations

**1982** 

The LM9823 analog supplies ( $V_A$ ) should be powered by a single +5V source. The two analog supplies are brought out individually to allow separate bypassing for each supply input. They should *not* be powered by two or more different supplies.

Each supply input should be bypassed to its respective ground with a  $0.1\mu F$  capacitor located as close as possible to the supply input pin. A single  $10\mu F$  tantalum capacitor should be placed near the  $V_A$  supply pins to provide low frequency bypassing.

The V<sub>D</sub> input can be powered at 3.3V or 5.0V. Power should be supplied by a clean, low noise linear power supply, with a 0.1µF ceramic capacitor and a 10µF tantalum capacitor placed near the V<sub>D</sub> and DGND pins. If possible, a separate power and ground plane should be provided to isolate the noisy digital output signals from the sensitive analog supply pins. If the V<sub>D</sub> voltage is lower than V<sub>A</sub>, a separate linear regulator should be used. If V<sub>D</sub> and V<sub>A</sub> are both at 5.0V, then they should be supplied by a common linear regulator, with separate analog and digital power and ground planes.

To minimize noise, keep the LM9823 and all analog components as far as possible from noise generators, such as switching power supplies and high frequency digital busses. If possible, isolate all the analog components and signals (OS, reference inputs and outputs,  $V_A$ , AGND) on an analog ground plane, separate from the digital ground plane. The two ground planes should be tied together at a single point, preferably the point where the power supply enters the PCB.

#### 8.0 Serial Interface and Configuration Registers

The serial interface is used to program the configuration registers which control the operation of the LM9823. The SEN, SCLK, SDI and SDO signals are used to set and verify configuration register settings. In addition, MCLK must be active during all serial interface activity. MCLK is used to register the level of the SEN input and drives the logic that process information input on the SDI line.

#### 9.0 Sample Mode Register Settings

A brief overview of the sample mode register and the bit locations is give in **Table 2: Configuration Register Parameters** on page 14. The function of each bit is summarized in the following sections.

#### 9.1 Output Driver Mode

The Output Driver Mode bit is normal set to 0. This bit can be set

to 1 to reduce the slew rate of the output drivers.

#### 9.2 DOE (Data Output Edge) Setting

The Data Output Edge bit selects which edge of MCLK is used to clock output data onto the output pins. For lowest noise performance, this bit should be set to 0. With this setting, new data is placed on the D7-D0 pins on every falling edge of MCLK. See Diagrams 1 through 6 and Diagram 13 for more information on data output timing for the different Divide By modes, and detailed timing of the output data signals.

The bit can be set to 1 to adjust the data output timing for some applications, but the noise performance of the LM9823 may be somewhat degraded.

#### 9.3 CDS Enable

The CDS Enable bit determines whether the sampling section of the LM9823 operates in Correlated Double Sampling mode or in Single Ended Sampling mode. CDS mode is normally used with CCD type sensors, while Single Ended mode is normally used with CIS type sensors.

#### 9.4 Signal Polarity

Whether the LM9823 is operating in Correlated Double Sampling Mode, or Single Ended Sampling mode, the basic sampling operation is the same. First a reference level is sampled, then a signal level is sampled. For CDS mode operation, if the signal level is lower in voltage than the reference level, the Signal Polarity bit should be set to 0. This is the normal setting for CCD type sensors. If the signal level is more positive than the reference level, the Signal Polarity bit would be set to 1 for Positive Polarity mode.

When Single Ended Mode is selected, the Signal Polarity bit determines which internal reference voltage is used to compare with the input signal. Most CIS type sensors have a positive polarity type output, and in this case the Signal Polarity Bit should be set to 1. In this case, the internal  $V_{REF}$  is used as the reference level during the Reference Sampling period.

In addition, the Signal Polarity bit determines which internal reference voltage is used during the Clamping interval. If Signal Polarity = 0,  $V_{REF+}$  is used for clamping, if Signal Polarity = 1,  $V_{REF-}$  is used.

#### 9.5 SMPCL

The SMPCL setting controls when the clamping action occurs during the acquisition cycle. If SMPCL is set to 0, the Clamp will be on for 1 MCLK before the reference sampling point. If SMPCL is set to 1, clamping will occur in the interval after the reference sampling point, and before the signal sampling point. In this case, the clamping time is dependent on the present "divide by" mode, and the settings of the CDSREF bits.

#### 9.6 CDSREF

The CDSREF setting is provided to allow adjustable sampling points for the reference sample at the higher "divide by" modes. This may be useful to optimize the timing of the Reference Sampling point for particular CCD sensors. Diagram 7 shows how the various settings of CDSREF can be used to delay the Reference Sampling point. Care must be taken to avoid setting CDSREF to

#### Applications Information (Continued)

an inappropriate value when operating in the lower "divide by" modes. Valid CDSREF settings are:

 "Divide By" Mode
 Valid CDSREF

 /8
 00,01,10,11

 /6
 00,01,10,11

 /3
 00,01

 /2
 00

#### 9.7 PD (Power Down) Mode

A Power Down bit is provided to configure the LM9823 in a lower power Standby mode. In this mode, typical power consumption is reduced to less than 1% of normal operating power. The serial interface is still active, but the majority of the analog and digital circuitry is powered down.

#### 10.0 LM9823 Basic Operation

The normal operational sequence when using the LM9823 is as follows:

Immediately after applying power, all configuration registers are reset to default settings. MCLK should be applied, and the appropriate values written to the registers using the procedure discussed in section *8.0 Serial Interface and Configuration Registers* on page 20 and detailed in Diagrams 10, 11 and 12. Once the configuration registers are loaded, the timing control signals can be applied at the proper rates for the mode of conversion desired. MCLK is applied initially with VSMP and CLMP low. After at least 3 MCLKS, VSMP and CLMP signals can begin. The divide by mode is determined by the ratio of MCLK to VSMP frequency as described in section 10.2.

16-Bit conversion results are placed on the data output pins as follows: The upper 8 bits are output first with bit 15 of the ADC on D7 and bit 8 of the ADC on D0. The lower 8 bits are then output with bit 7 of the ADC on D7 and bit 0 of the ADC on D0. The exact timing and conversion latency of the output data is affected by the settings of the DOE variable in the Sample Mode register, and the divide by mode of operation. If DOE = 0 (recommended setting for best performance), output data will change on the falling edge of MCLK. See Diagrams 1 through 6 and Diagram 13 for more information on data output timing.

#### 10.1 CLMP Operation

The CLMP signal is used to engage the LM9823 internal clamp circuits at the proper time during the CCD or CIS data output cycle. If both CLMP and VSMP are high on a rising edge of MCLK, then CLMP will be applied during the next pixel. The exact timing of the internal Clamp signal is determined by the divide by mode of operation and the setting of the SMPCL variable in the Sample Mode register. If SMPCL = 0, then the Clamp is on for 1 MCLK before the reference is sampled. If SMPCL = 1 then the clamp is on between the reference and the signal sample points. Please see Diagram 8 and Diagram 9 for a graphic example of this timing.

To clamp across multiple pixels in a row, CLMP can be set high and remain there for the entire number of pixels to be clamped, then returned to the low state for normal (signal) operation. This may simplify the timing required to generate the CLMP signal.

#### 10.2 MCLK and VSMP Timing

The relationship between VSMP and MCLK is used to determine the 'divide by' mode that is presently being used with the part. Valid 'divide by' settings are:

Color - /8, /6 Monochrome - /8, /6, /3, /2

When entering a new mode, it is important to provide consistent MCLK/VSMP timing signals that meet the following condition. When switching to a new 'divide by' mode, VSMP should be held low for a minimum of 3 MCLK cycles, then valid timing according to the datasheet diagrams for the particular mode should be started. This ensures that all internal circuitry is properly synchronized to the new conversion 'divide by' mode being used. If the timing relationship between VSMP and MCLK is disturbed for any reason, the same procedure should be used before restarting operation in the chosen 'divide by' mode.

For example: To change from monochrome divide by 3 mode to monochrome divide by 2 mode, VSMP should be held low for at least 3 MCLK cycles, then VSMP can be brought high using 'divide by 2' timing. If VSMP is not low for at least 3 MCLKs, the LM9823 may enter an unknown mode.





.M9823



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated