LMC660EP

www.ti.com

SNOSAG0A - DECEMBER 2004-REVISED AUGUST 2011

LMC660EP CMOS Quad Operational Amplifier

Check for Samples: LMC660EP

FEATURES

- · Rail-to-rail output swing
- Specified for 2 kΩ and 600Ω loads
- High voltage gain: 126 dB
- Low input offset voltage: 3 mV
- Low offset voltage drift: 1.3 μV/°C
- Ultra low input bias current: 2 fA
- Input common-mode range includes V⁻
- Operating range from +5V to +15V supply
- I_{SS} = 375 μA/amplifier; independent of V⁺

Low distortion: 0.01% at 10 kHz

• Slew rate: 1.1 V/µs

APPLICATIONS

- · High-impedance buffer or preamplifier
- Precision current-to-voltage converter
- Long-term integrator
- · Sample-and-Hold circuit
- Selected Military Applications
- Selected Avionics Applications

DESCRIPTION

The LMC660EP CMOS Quad operational amplifier is ideal for operation from a single supply. It operates from +5V to +15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input V_{OS} , drift, and broadband noise as well as voltage gain into realistic loads (2 k Ω and 600 Ω) are all equal to or better than widely accepted bipolar equivalents.

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC662 datasheet for a dual CMOS operational amplifier with these same features.

ENHANCED PLASTIC

- Extended Temperature Performance of −40°C to +85°C
- Baseline Control Single Fab & Assembly Site
- Process Change Notification (PCN)
- Qualification & Reliability Data
- Solder (PbSn) Lead Finish is standard
- Enhanced Diminishing Manufacturing Sources (DMS) Support

Connection Diagram




Figure 1. 14-Pin DIP/SO

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.




Figure 2. LMC660EP Circuit Topology (Each Amplifier)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

Absolute maximum Natings	
Differential Input Voltage	±Supply Voltage
Supply Voltage	16V
Output Short Circuit to V ⁺	(2)
Output Short Circuit to V	(3)
Lead Temperature	
(Soldering, 10 sec.)	260°C
Storage Temp. Range	−65°C to +150°C
Voltage at Input/Output Pins	$(V^+) + 0.3V, (V^-) - 0.3V$
Current at Output Pin	±18 mA
Current at Input Pin	±5 mA
Current at Power Supply Pin	35 mA
Power Dissipation	(4)
Junction Temperature	150°C
ESD tolerance ⁽⁵⁾	1000V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.
- Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.

 Applies to both single supply and split supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. Human body model, 1.5 k Ω in series with 100 pF.

Operating Ratings

operating ratings	
Temperature Range	
LMC660EP	-40°C ≤ T _J ≤ +85°C
Supply Voltage Range	4.75V to 15.5V
Power Dissipation	(1)
Thermal Resistance (θ_{JA}) (2)	
14-Pin Molded DIP	85°C/W
14-Pin SO	115°C/W

- For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J T_A)/\theta_{JA}$.
- All numbers apply for packages soldered directly into a PC board.

SNOSAG0A - DECEMBER 2004-REVISED AUGUST 2011

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = 2.5V$ and $R_L > 1M$ unless otherwise specified. (1)

Parameter	Conditions	Тур (2)	Limit (2)	Units
Input Offset Voltage		1	3	mV
			3.3	max
Input Offset Voltage		1.3		μV/°C
Average Drift				
Input Bias Current		0.002		pA
			4	max
Input Offset Current		0.001		pA
			2	max
Input Resistance		>1		TeraΩ
Common Mode	0V ≤ V _{CM} ≤ 12.0V	83	70	dB
Rejection Ratio	V ⁺ = 15V		68	min
Positive Power Supply	5V ≤ V ⁺ ≤ 15V	83	70	dB
Rejection Ratio	V _O = 2.5V		68	min
Negative Power Supply	0V ≤ V ⁻ ≤ −10V	94	84	dB
Rejection Ratio			83	min
Input Common-Mode	V ⁺ = 5V & 15V	-0.4	-0.1	V
Voltage Range	For CMRR ≥ 50 dB		0	max
		V ⁺ - 1.9	V ⁺ - 2.3	V
			V ⁺ - 2.5	min
Large Signal	$R_L = 2 k\Omega^{(3)}$	2000	440	V/mV
Voltage Gain	Sourcing		400	min
	Sinking	500	180	V/mV
			120	min
	$R_L = 600\Omega^{(3)}$	1000	220	V/mV
	Sourcing		200	min
	Sinking	250	100	V/mV
			60	min

^{(1) &}quot;Testing and other quality control techniques are used to the extent deemed necessary to ensure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific PARAMETRIC testing, product performance is assured by characterization and/or design."

⁽²⁾ Typical values represent the most likely parametric norm. Limits are guaranteed by testing or correlation.

⁽³⁾ V⁺ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, 7.5V ≤ V_O ≤ 11.5V. For Sinking tests, 2.5V ≤ V_O ≤ 7.5V.



DC Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = 2.5V$ and $R_L > 1M$ unless otherwise specified. (1)

Parameter	Conditions	Typ (2)	Limit (2)	Units
Output Swing	V ⁺ = 5V	4.87	4.82	V
	$R_L = 2 k\Omega \text{ to } V^+/2$		4.79	min
		0.10	0.15	V
			0.17	max
	V ⁺ = 5V	4.61	4.41	V
	$R_L = 600\Omega \text{ to V}^+/2$		4.31	min
		0.30	0.50	V
			0.56	max
	V ⁺ = 15V	14.63	14.50	V
	$R_L = 2 k\Omega \text{ to } V^+/2$		14.44	min
		0.26	0.35	V
			0.40	max
	V ⁺ = 15V	13.90	13.35	V
	$R_L = 600\Omega$ to $V^+/2$		13.15	min
		0.79	1.16	V
			1.32	max
Output Current	Sourcing, $V_0 = 0V$	22	16	mA
V ⁺ = 5V			14	min
	Sinking, $V_0 = 5V$	21	16	mA
			14	min
Output Current	Sourcing, V _O = 0V	40	28	mA
V ⁺ = 15V			25	min
	Sinking, V _O = 13V	39	28	mA
	(4)		24	min
Supply Current	All Four Amplifiers	1.5	2.2	mA
	V _O = 1.5V		2.6	max

⁽⁴⁾ Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.

Submit Documentation Feedback

Copyright © 2004–2011, Texas Instruments Incorporated



SNOSAG0A - DECEMBER 2004-REVISED AUGUST 2011

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = 2.5V$ and $R_L > 1M$ unless otherwise specified. (1)

Parameter	Conditions	Тур (2)	Limit (2)	Units
Slew Rate	(3)	1.1	0.8	V/µs
			0.6	min
Gain-Bandwidth Product		1.4		MHz
Phase Margin		50		Deg
Gain Margin		17		dB
Amp-to-Amp Isolation	(4)	130		dB
Input Referred Voltage Noise	F = 1 kHz	22		nV/√ Hz (1)
Input Referred Current Noise	F = 1 kHz	0.0002		pA/√ Hz (2)
Total Harmonic Distortion	F = 10 kHz, $A_V = -10$ $R_L = 2 k\Omega$, $V_O = 8 V_{PP}$ $V^+ = 15V$	0.01		%

^{(1) &}quot;Testing and other quality control techniques are used to the extent deemed necessary to ensure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific PARAMETRIC testing, product performance is assured by characterization and/or design."

Typical values represent the most likely parametric norm. Limits are guaranteed by testing or correlation.


Product Folder Links: LMC660EP


 ⁽³⁾ V⁺ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.
 (4) Input referred. V⁺ = 15V and R_L = 10 kΩ connected to V⁺/2. Each amp excited in turn with 1 kHz to produce V_O = 13 V_{PP}.





Typical Performance Characteristics


 $V_S = \pm 7.5V$, $T_A = 25$ °C unless otherwise specified




























NSTRUMENTS

Typical Performance Characteristics (continued)

 $V_S = \pm 7.5V$, $T_A = 25$ °C unless otherwise specified





(1) Avoid resistive loads of less than 500Ω , as they may cause instability.

Application Hints

AMPLIFIER TOPOLOGY

The topology chosen for the LMC660EP, shown in Figure 3, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and Cff) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.




Figure 3. LMC660EP Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600Ω) the gain will be reduced as indicated in the Electrical Characteristics.

COMPENSATING INPUT CAPACITANCE

The high input resistance of the LMC660EP op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier circuit, the frequency of this pole is Figure 4

Product Folder Links: LMC660EP



$$fp = \frac{1}{2\pi C_S R_P} \tag{3}$$

where C_S is the total capacitance at the inverting input, including amplifier input capcitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and R_P is the parallel combination of R_F and R_{IN} . This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations.

When the feedback resistors are smaller than a few $k\Omega$, the frequency of the feedback pole will be quite high, since C_S is generally less than 10 pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" $\neg 3$ dB frequency, a feedback capacitor, C_F , should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability a feedback capacitor will probably be needed if

where

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) \tag{5}$$

is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low-frequency noise gain is represented by the formula

$$\left(\frac{\mathsf{H}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right)$$
 (6)

regardless of whether the amplifier is being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) \ge 2\sqrt{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}},\tag{7}$$

the following value of feedback capacitor is recommended:

$$C_{F} = \frac{C_{S}}{2\left(\frac{R_{F}}{R_{IN}} + 1\right)} \tag{8}$$

lf

$$\left(\frac{\mathsf{R}_\mathsf{F}}{\mathsf{R}_\mathsf{IN}} + 1\right) < 2\sqrt{\mathsf{GBW} \times \mathsf{R}_\mathsf{F} \times \mathsf{C}_\mathsf{S}} \tag{9}$$


the feedback capacitor should be:

$$C_{\mathsf{F}} = \sqrt{\frac{C_{\mathsf{S}}}{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}}}} \tag{10}$$

Note that these capacitor values are usually significant smaller than those given by the older, more conservative formula:

$$C_{\mathsf{F}} = \frac{C_{\mathsf{S}}\mathsf{R}_{\mathsf{IN}}}{\mathsf{R}_{\mathsf{F}}} \tag{11}$$





 C_S consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistors.

Figure 4. General Operational Amplifier Circuit

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the values of C_F should be checked on the actual circuit, starting with the computed value.

CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC660EP may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in Figure 5, the addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




Figure 5. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V^+ (Figure 6). Typically a pull up resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).

Product Folder Links: LMC660EP






Figure 6. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC662, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC660EP's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the opamp's inputs. See Figure 7. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC660EP's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 11a, Figure 11b, Figure 11c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 11d.




Figure 7. Example, using the LMC660AIMEP, of Guard Ring in P.C. Board Layout






Figure 8. (a) Inverting Amplifier




Figure 9. (b) Non-Inverting Amplifier





Figure 10. (c) Follower




(d) Howland Current Pump

Figure 11. Guard Ring Connections

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 12.

Product Folder Links: LMC660EP





(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 12. Air Wiring

BIAS CURRENT TESTING

The test method of Figure 13 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I_b^- = \frac{dV_{OUT}}{dt} \times C2. \tag{12}$$




Figure 13. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I_b -, the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I_b^{+} = \frac{dV_{OUT}}{dt} \times (C1 + C_x)$$
 (13)

where Cx is the stray capacitance at the + input.

Typical Single-Supply Applications

 $(V^+ = 5.0 VDC)$

Additional single-supply applications ideas can be found in the LM324 datasheet. The LMC660EP is pin-for-pin compatible with the LM324 and offers greater bandwidth and input resistance over the LM324. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LMC660EP is smaller than that of the LM324.

 $(V^+ = 5.0 VDC)$

INSTRUMENTS




Figure 14. Low-Leakage Sample-and-Hold




Figure 15. Instrumentation Amplifier

If R1 = R5, R3 = R6, and R4 = R7; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{H2 + 2H1}{R2} \times \frac{H4}{R3}$$
 (14)

∴ $A_V \approx 100$ for circuit shown.

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affect CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.




Figure 16. Sine-Wave Oscillator

Oscillator frequency is determined by R1, R2, C1, and C2:

fosc =
$$1/2\pi RC$$
, where R = R1 = R2 and C = C1 = C2.



 $(V^+ = 5.0 VDC)$

This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V.




Figure 17. 1 Hz Square-Wave Oscillator






Figure 18. Power Amplifier



 $f_O = 10 \text{ Hz}$ Q = 2.1 Gain = -8.8


Figure 19. 10 Hz Bandpass Filter



$$\begin{split} &f_c = 10 \text{ Hz} \\ &d = 0.895 \\ &Gain = 1 \\ &2 \text{ dB passband ripple} \end{split}$$

Figure 20. 10 Hz High-Pass Filter


 $(V^+ = 5.0 VDC)$



 $f_c = 1 Hz$ d = 1.414Gain = 1.57

NSTRUMENTS

Figure 21. 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



Gain = -46.8

Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV).

Figure 22. High Gain Amplifier with Offset Voltage Reduction

Copyright © 2004–2011, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>