

## LMH6642EP/LMH6643EP/LMH6644EP Enhanced Plastic Low Power, 130MHz, 75mA Rail-to-Rail Output Amplifiers

Check for Samples: [LMH6642EP](#), [LMH6643EP](#), [LMH6644EP](#)

### FEATURES

- ( $V_S = \pm 5V$ ,  $T_A = 25^\circ C$ ,  $R_L = 2k\Omega$ ,  $A_V = +1$ . Typical values unless specified).
- $-3dB$  BW ( $A_V = +1$ ) 130MHz
- Supply voltage range 2.7V to 12.8V
- Slew rate <sup>(1)</sup>, ( $A_V = -1$ ) 130V/ $\mu s$
- Supply current (no load) 2.7mA/amp
- Output short circuit current +115mA/-145mA
- Linear output current  $\pm 75mA$
- Input common mode volt. 0.5V beyond  $V^-$ , 1V from  $V^+$
- Output voltage swing 40mV from rails
- Input voltage noise (100kHz)  $17nV/\sqrt{Hz}$
- Input current noise (100kHz)  $0.9pA/\sqrt{Hz}$

(1) Slew rate is the average of the rising and falling slew rates.

- THD (5MHz,  $R_L = 2k\Omega$ ,  $V_O = 2V_{PP}$ ,  $A_V = +2$ )  $-62dBc$
- Settling time 68ns
- Fully characterized for 3V, 5V, and  $\pm 5V$
- Overdrive recovery 100ns
- Output short circuit protected <sup>(2)</sup>
- No output phase reversal with CMVR exceeded

### APPLICATIONS

- Selected Military Applications
- Selected Avionics Applications

(2) Output short circuit duration is infinite for  $V_S < 6V$  at room temperature and below. For  $V_S > 6V$ , allowable short circuit duration is 1.5ms.

### DESCRIPTION

The LMH664XEP family true single supply voltage feedback amplifiers offer high speed (130MHz), low distortion ( $-62dBc$ ), and exceptionally high output current (approximately 75mA) at low cost and with reduced power consumption when compared against existing devices with similar performance.

Input common mode voltage range extends to 0.5V below  $V^-$  and 1V from  $V^+$ . Output voltage range extends to within 40mV of either supply rail, allowing wide dynamic range especially desirable in low voltage applications. The output stage is capable of approximately 75mA in order to drive heavy loads. Fast output Slew Rate (130V/ $\mu s$ ) ensures large peak-to-peak output swings can be maintained even at higher speeds, resulting in exceptional full power bandwidth of 40MHz with a 3V supply. These characteristics, along with low cost, are ideal features for a multitude of industrial and commercial applications.

Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1dB gain flatness up the 12MHz under 150 $\Omega$  load and  $A_V = +2$ ) with minimal peaking (typically 2dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68ns) and low distortion allows the device to operate well in ADC buffer, and high frequency filter applications as well as other applications.

This device family offers professional quality video performance with low DG (0.01%) and DP (0.01%) characteristics. Differential Gain and Differential Phase characteristics are also well maintained under heavy loads (150 $\Omega$ ) and throughout the output voltage range. The LMH664XEP family is offered in single (LMH6642EP), dual (LMH6643EP), and quad (LMH6644EP) options. See ordering information for packages offered.

### ENHANCED PLASTIC

- Extended Temperature Performance of  $-40^\circ C$  to  $+85^\circ C$
- Baseline Control - Single Fab & Assembly Site
- Process Change Notification (PCN)
- Qualification & Reliability Data
- Solder (PbSn) Lead Finish is standard



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

- Enhanced Diminishing Manufacturing Sources (DMS) Support



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings <sup>(1)</sup>

ESD Tolerance	2KV <sup>(2)</sup>
	200V <sup>(3)</sup>
V <sub>IN</sub> Differential	±2.5V
Output Short Circuit Duration	<sup>(4)</sup> , <sup>(5)</sup>
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	13.5V
Voltage at Input/Output pins	V <sup>+</sup> +0.8V, V <sup>-</sup> -0.8V
Input Current	±10mA
Storage Temperature Range	-65°C to +150°C
Junction Temperature <sup>(6)</sup>	+150°C
Soldering Information	
Infrared or Convection Reflow(20 sec)	235°C
Wave Soldering Lead Temp.(10 sec)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) Human body model, 1.5kΩ in series with 100pF.
- (3) Machine Model, 0Ω in series with 200pF.
- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (5) Output short circuit duration is infinite for V<sub>S</sub> < 6V at room temperature and below. For V<sub>S</sub> > 6V, allowable short circuit duration is 1.5ms.
- (6) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PC board.

### Operating Ratings <sup>(1)</sup>

Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	2.7V to 12.8V
Junction Temperature Range <sup>(2)</sup>	-40°C to +85°C
Package Thermal Resistance <sup>(2)</sup> (θ <sub>JA</sub> )	
SOT23-5	265°C/W
SOIC-8	190°C/W
MSOP-8	235°C/W
SOIC-14	145°C/W
TSSOP-14	155°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PC board.

### 3V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 3\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 2\text{k}\Omega$  to  $V^+/2$ .

**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
BW	–3dB BW	$A_V = +1$ , $V_{OUT} = 200\text{mV}_{PP}$	80	115		MHz
		$A_V = +2$ , $-1$ , $V_{OUT} = 200\text{mV}_{PP}$		46		
$BW_{0.1\text{dB}}$	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to $V^+/2$ , $R_L = 402\Omega$ , $V_{OUT} = 200\text{mV}_{PP}$		19		MHz
PBW	Full Power Bandwidth	$A_V = +1$ , $-1\text{dB}$ , $V_{OUT} = 1\text{V}_{PP}$		40		MHz
$e_n$	Input-Referred Voltage Noise	$f = 100\text{kHz}$		17		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		48		
$i_n$	Input-Referred Current Noise	$f = 100\text{kHz}$		0.90		$\text{pA}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		3.3		
THD	Total Harmonic Distortion	$f = 5\text{MHz}$ , $V_O = 2\text{V}_{PP}$ , $A_V = -1$ , $R_L = 100\Omega$ to $V^+/2$		–48		dBc
DG	Differential Gain	$V_{CM} = 1\text{V}$ , NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.17		%
		$R_L = 1\text{k}\Omega$ to $V^+/2$		0.03		
DP	Differential Phase	$V_{CM} = 1\text{V}$ , NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.05		deg
		$R_L = 1\text{k}\Omega$ to $V^+/2$		0.03		
CT Rej.	Cross-Talk Rejection	$f = 5\text{MHz}$ , Receiver: $R_f = R_g = 510\Omega$ , $A_V = +2$		47		dB
$T_S$	Settling Time	$V_O = 2\text{V}_{PP}$ , $\pm 0.1\%$ , $8\text{pF}$ Load, $V_S = 5\text{V}$		68		ns
SR	Slew Rate <sup>(3)</sup>	$A_V = -1$ , $V_I = 2\text{V}_{PP}$	90	120		$\text{V}/\mu\text{s}$
$V_{OS}$	Input Offset Voltage			$\pm 1$	$\pm 5$ <b><math>\pm 7</math></b>	mV
TC $V_{OS}$	Input Offset Average Drift	<sup>(4)</sup>		$\pm 5$		$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	<sup>(5)</sup>		–1.50	–2.60 <b>–3.25</b>	$\mu\text{A}$
$I_{OS}$	Input Offset Current			20	800 <b>1000</b>	nA
$R_{IN}$	Common Mode Input Resistance			3		M $\Omega$
$C_{IN}$	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR $\geq 50\text{dB}$		–0.5	–0.2 <b>–0.1</b>	V
			1.8 <b>1.6</b>	2.0		
CMRR	Common Mode Rejection Ratio	$V_{CM}$ Stepped from 0V to 1.5V	72	95		dB
$A_{VOL}$	Large Signal Voltage Gain	$V_O = 0.5\text{V}$ to $2.5\text{V}$ $R_L = 2\text{k}\Omega$ to $V^+/2$	80 <b>75</b>	96		dB
		$V_O = 0.5\text{V}$ to $2.5\text{V}$ $R_L = 150\Omega$ to $V^+/2$	74 <b>70</b>	82		
$V_O$	Output Swing High	$R_L = 2\text{k}\Omega$ to $V^+/2$ , $V_{ID} = 200\text{mV}$	2.90	2.98		V
		$R_L = 150\Omega$ to $V^+/2$ , $V_{ID} = 200\text{mV}$	2.80	2.93		
	Output Swing Low	$R_L = 2\text{k}\Omega$ to $V^+/2$ , $V_{ID} = -200\text{mV}$		25	75	mV
		$R_L = 150\Omega$ to $V^+/2$ , $V_{ID} = -200\text{mV}$		75	150	

(1) All limits are guaranteed by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

(4) Offset voltage average drift determined by dividing the change in  $V_{OS}$  at temperature extremes by the total temperature change.

(5) Positive current corresponds to current flowing into the device.

### 3V Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 3\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{\text{CM}} = V_O = V^+/2$ , and  $R_L = 2\text{k}\Omega$  to  $V^+/2$ .

**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
$I_{\text{SC}}$	Output Short Circuit Current	Sourcing to $V^+/2$ $V_{\text{ID}} = 200\text{mV}$ <sup>(6)</sup>	50 <b>35</b>	95		mA
		Sinking to $V^+/2$ $V_{\text{ID}} = -200\text{mV}$ <sup>(6)</sup>	55 <b>40</b>	110		
$I_{\text{OUT}}$	Output Current	$V_{\text{OUT}} = 0.5\text{V}$ from either supply		$\pm 65$		mA
+PSRR	Positive Power Supply Rejection Ratio	$V^+ = 3.0\text{V}$ to $3.5\text{V}$ , $V_{\text{CM}} = 1.5\text{V}$	75	85		dB
$I_{\text{S}}$	Supply Current (per channel)	No Load		2.70	4.00 <b>4.50</b>	mA

(6) Short circuit test is a momentary test. See Note 14.

## 5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{\text{CM}} = V_O = V^+/2$ , and  $R_L = 2\text{k}\Omega$  to  $V^+/2$ .

**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
BW	–3dB BW	$A_V = +1$ , $V_{\text{OUT}} = 200\text{mV}_{\text{PP}}$	90	120		MHz
		$A_V = +2$ , $-1$ , $V_{\text{OUT}} = 200\text{mV}_{\text{PP}}$		46		
$\text{BW}_{0.1\text{dB}}$	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to $V^+/2$ , $R_f = 402\Omega$ , $V_{\text{OUT}} = 200\text{mV}_{\text{PP}}$		15		MHz
PBW	Full Power Bandwidth	$A_V = +1$ , $-1\text{dB}$ , $V_{\text{OUT}} = 2V_{\text{PP}}$		22		MHz
$e_n$	Input-Referred Voltage Noise	$f = 100\text{kHz}$		17		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		48		
$i_n$	Input-Referred Current Noise	$f = 100\text{kHz}$		0.90		$\text{pA}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		3.3		
THD	Total Harmonic Distortion	$f = 5\text{MHz}$ , $V_O = 2V_{\text{PP}}$ , $A_V = +2$		–60		dBc
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.16		%
		$R_L = 1\text{k}\Omega$ to $V^+/2$		0.05		
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.05		deg
		$R_L = 1\text{k}\Omega$ to $V^+/2$		0.01		
CT Rej.	Cross-Talk Rejection	$f = 5\text{MHz}$ , Receiver: $R_f = R_g = 510\Omega$ , $A_V = +2$		47		dB
$T_S$	Settling Time	$V_O = 2V_{\text{PP}}$ , $\pm 0.1\%$ , $8\text{pF}$ Load		68		ns
SR	Slew Rate <sup>(3)</sup>	$A_V = -1$ , $V_I = 2V_{\text{PP}}$	95	125		$\text{V}/\mu\text{s}$
$V_{\text{OS}}$	Input Offset Voltage			$\pm 1$	$\pm 5$ <b><math>\pm 7</math></b>	mV
TC $V_{\text{OS}}$	Input Offset Average Drift	<sup>(4)</sup>		$\pm 5$		$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	<sup>(5)</sup>		–1.70	–2.60 <b>–3.25</b>	$\mu\text{A}$
$I_{\text{OS}}$	Input Offset Current			20	800 <b>1000</b>	nA
$R_{\text{IN}}$	Common Mode Input Resistance			3		$\text{M}\Omega$
$C_{\text{IN}}$	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	$\text{CMRR} \geq 50\text{dB}$		–0.5	–0.2 <b>–0.1</b>	V
			3.8 <b>3.6</b>	4.0		
CMRR	Common Mode Rejection Ratio	$V_{\text{CM}}$ Stepped from 0V to 3.5V	72	95		dB
$A_{\text{VOL}}$	Large Signal Voltage Gain	$V_O = 0.5\text{V}$ to $4.50\text{V}$ $R_L = 2\text{k}\Omega$ to $V^+/2$	86 <b>82</b>	98		dB
		$V_O = 0.5\text{V}$ to $4.25\text{V}$ $R_L = 150\Omega$ to $V^+/2$	76 <b>72</b>	82		
$V_O$	Output Swing High	$R_L = 2\text{k}\Omega$ to $V^+/2$ , $V_{\text{ID}} = 200\text{mV}$	4.90	4.98		V
		$R_L = 150\Omega$ to $V^+/2$ , $V_{\text{ID}} = 200\text{mV}$	4.65	4.90		
	Output Swing Low	$R_L = 2\text{k}\Omega$ to $V^+/2$ , $V_{\text{ID}} = -200\text{mV}$		25	100	mV
		$R_L = 150\Omega$ to $V^+/2$ , $V_{\text{ID}} = -200\text{mV}$		100	150	

(1) All limits are guaranteed by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

(4) Offset voltage average drift determined by dividing the change in  $V_{\text{OS}}$  at temperature extremes by the total temperature change.

(5) Positive current corresponds to current flowing into the device.

## 5V Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{\text{CM}} = V_O = V^+/2$ , and  $R_L = 2\text{k}\Omega$  to  $V^+/2$ .

**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
$I_{\text{SC}}$	Output Short Circuit Current	Sourcing to $V^+/2$ $V_{\text{ID}} = 200\text{mV}$ <sup>(6)</sup>	55 <b>40</b>	115		mA
		Sinking to $V^+/2$ $V_{\text{ID}} = -200\text{mV}$ <sup>(6)</sup>	70 <b>55</b>	140		
$I_{\text{OUT}}$	Output Current	$V_O = 0.5\text{V}$ from either supply		$\pm 70$		mA
+PSRR	Positive Power Supply Rejection Ratio	$V^+ = 4.0\text{V}$ to $6\text{V}$	79	90		dB
$I_{\text{S}}$	Supply Current (per channel)	No Load		2.70	4.25 <b>5.00</b>	mA

(6) Short circuit test is a momentary test. See Note 14.

## ±5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = -5\text{V}$ ,  $V_{CM} = V_O = 0\text{V}$  and  $R_L = 2\text{k}\Omega$  to ground. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
BW	–3dB BW	$A_V = +1$ , $V_{OUT} = 200\text{mV}_{PP}$	95	130		MHz
		$A_V = +2$ , $-1$ , $V_{OUT} = 200\text{mV}_{PP}$		46		
$BW_{0.1dB}$	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to $V^+/2$ , $R_f = 806\Omega$ , $V_{OUT} = 200\text{mV}_{PP}$		12		MHz
PBW	Full Power Bandwidth	$A_V = +1$ , $-1\text{dB}$ , $V_{OUT} = 2V_{PP}$		24		MHz
$e_n$	Input-Referred Voltage Noise	$f = 100\text{kHz}$		17		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		48		
$i_n$	Input-Referred Current Noise	$f = 100\text{kHz}$		0.90		$\text{pA}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		3.3		
THD	Total Harmonic Distortion	$f = 5\text{MHz}$ , $V_O = 2V_{PP}$ , $A_V = +2$		–62		dBc
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.15		%
		$R_L = 1\text{k}\Omega$ to $V^+/2$		0.01		
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.04		deg
		$R_L = 1\text{k}\Omega$ to $V^+/2$		0.01		
CT Rej.	Cross-Talk Rejection	$f = 5\text{MHz}$ , Receiver: $R_f = R_g = 510\Omega$ , $A_V = +2$		47		dB
$T_S$	Settling Time	$V_O = 2V_{PP}$ , $\pm 0.1\%$ , $8\text{pF}$ Load, $V_S = 5\text{V}$		68		ns
SR	Slew Rate <sup>(3)</sup>	$A_V = -1$ , $V_I = 2V_{PP}$	100	135		$\text{V}/\mu\text{s}$
$V_{OS}$	Input Offset Voltage			$\pm 1$	$\pm 5$ <b><math>\pm 7</math></b>	mV
TC $V_{OS}$	Input Offset Average Drift	<sup>(4)</sup>		$\pm 5$		$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	<sup>(5)</sup>		–1.60	–2.60 <b>–3.25</b>	$\mu\text{A}$
$I_{OS}$	Input Offset Current			20	800 <b>1000</b>	nA
$R_{IN}$	Common Mode Input Resistance			3		M $\Omega$
$C_{IN}$	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR $\geq 50\text{dB}$		–5.5	–5.2 <b>–5.1</b>	V
			3.8 <b>3.6</b>	4.0		
CMRR	Common Mode Rejection Ratio	$V_{CM}$ Stepped from $-5\text{V}$ to $3.5\text{V}$	74	95		dB
$A_{VOL}$	Large Signal Voltage Gain	$V_O = -4.5\text{V}$ to $4.5\text{V}$ , $R_L = 2\text{k}\Omega$	88 <b>84</b>	96		dB
		$V_O = -4.0\text{V}$ to $4.0\text{V}$ , $R_L = 150\Omega$	78 <b>74</b>	82		
$V_O$	Output Swing High	$R_L = 2\text{k}\Omega$ , $V_{ID} = 200\text{mV}$	4.90	4.96		V
		$R_L = 150\Omega$ , $V_{ID} = 200\text{mV}$	4.65	4.80		
	Output Swing Low	$R_L = 2\text{k}\Omega$ , $V_{ID} = -200\text{mV}$		–4.96	–4.90	V
		$R_L = 150\Omega$ , $V_{ID} = -200\text{mV}$		–4.80	–4.65	

(1) All limits are guaranteed by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

(4) Offset voltage average drift determined by dividing the change in  $V_{OS}$  at temperature extremes by the total temperature change.

(5) Positive current corresponds to current flowing into the device.

### ±5V Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = -5\text{V}$ ,  $V_{CM} = V_O = 0\text{V}$  and  $R_L = 2\text{k}\Omega$  to ground.


**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
$I_{SC}$	Output Short Circuit Current	Sourcing to Ground $V_{ID} = 200\text{mV}$ <sup>(6)</sup>	60 <b>35</b>	115		mA
		Sinking to Ground $V_{ID} = -200\text{mV}$ <sup>(6)</sup>	85 <b>65</b>	145		
$I_{OUT}$	Output Current	$V_O = 0.5\text{V}$ from either supply	$\pm 75$			mA
PSRR	Power Supply Rejection Ratio	$(V^+, V^-) = (4.5\text{V}, -4.5\text{V})$ to $(5.5\text{V}, -5.5\text{V})$	78	90		dB
$I_S$	Supply Current (per channel)	No Load		2.70	4.50 <b>5.50</b>	mA

(6) Short circuit test is a momentary test. See Note 14.


### Connection Diagram

**SOT23-5 (LMH6642)**



**Figure 1. Top View**


**SOIC-8 (LMH6642)**




**Figure 2. Top View**



**SOIC-8 and MSOP-8  
(LMH6643)**



**Figure 3. Top View**




**Figure 4. SOIC-14 and TSSOP-14, (LMH6644) - Top View**

## Typical Performance Characteristics

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5\text{V}$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.


**Closed Loop Frequency Response for Various Supplies**



**Closed Loop Gain**

vs.


**Frequency for Various Gain**



**Closed Loop Gain**

vs.


**Frequency for Various Supplies**




**Closed Loop Gain**

vs.


**Frequency for Various Gain**



**Closed Loop Frequency Response for Various Temperature**




**Closed Loop Frequency Response for Various Temperature**




## Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.


**Large Signal Frequency Response**




**Closed Loop Small Signal Frequency Response for Various Supplies**




**Closed Loop Frequency Response for Various Supplies**




**$\pm 0.1\text{dB}$  Gain Flatness for Various Supplies**




**$V_{OUT}$  (V<sub>pp</sub>) for THD < 0.5%**




**$V_{OUT}$  (V<sub>pp</sub>) for THD < 0.5%**



**$V_{OUT}$  (V<sub>pp</sub>) for THD < 0.5%**




**Open Loop Gain/Phase for Various Temperature**




### Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5$ ,  $V^- = -5$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.


Open Loop Gain/Phase for Various Temperature




HD2 (dBc)  
vs.  
Output Swing




HD3 (dBc)  
vs.  
Output Swing




HD2  
vs.  
Output Swing



HD3  
vs.  
Output Swing









THD (dBc)  
vs.  
Output Swing









## Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5\text{V}$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.









### Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.









## Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.



### Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.







## Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.


**Large Signal Step Response**




**Large Signal Step Response**




**Small Signal Step Response**




**Small Signal Step Response**




**Small Signal Step Response**




**Small Signal Step Response**



**Large Signal Step Response**




**Large Signal Step Response**



## Typical Performance Characteristics (continued)

At  $T_J = 25^\circ\text{C}$ ,  $V^+ = +5$ ,  $V^- = -5\text{V}$ ,  $R_F = R_L = 2\text{k}\Omega$ . Unless otherwise specified.

Large Signal Step Response



## Application Notes

### CIRCUIT DESCRIPTION

The LMH664XEP family is based on National Semiconductor's proprietary VIP10 dielectrically isolated bipolar process.

This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high  $f_t$  (~8GHz) even under low supply voltage (2.7V) and low bias current.
- A class A-B "turn-around" stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75mA output current (at 0.5V from the supply rails) while consuming only 2.7mA of total supply current per channel. This architecture allows output to reach within milli-volts of either supply rail.
- Consistent performance from any supply voltage (3V-10V) with little variation with supply voltage for the most important specifications (e.g. BW, SR,  $I_{OUT}$ , etc.)
- Significant power saving (~40%) compared to competitive devices on the market with similar performance.

### Application Hints


This Op Amp family is a drop-in replacement for the AD805X family of high speed Op Amps in most applications. In addition, the LMH664XEP will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's guaranteed parameters are included in the list of LMH664XEP guaranteed specifications in order to ensure equal or better level of performance. However, as in most high performance parts, due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

With 3V supplies and a common mode input voltage range that extends 0.5V below  $V^-$ , the LMH664XEP find applications in low voltage/low power applications. Even with 3V supplies, the -3dB BW (@  $A_V = +1$ ) is typically 115MHz with a tested limit of 80MHz. Production testing guarantees that process variations will not compromise speed. High frequency response is exceptionally stable confining the typical -3dB BW over the industrial temperature range to  $\pm 2.5\%$ .

As can be seen from the typical performance plots, the LMH664XEP output current capability (~75mA) is enhanced compared to AD805X. This enhancement, increases the output load range, adding to the LMH664XEP's versatility.


Because of the LMH664XEP's high output current capability attention should be given to device junction temperature in order not to exceed the Absolute Maximum Rating.

This device family was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See:



However, if the input voltage range of  $-0.5\text{V}$  to  $1\text{V}$  from  $V^+$  is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below  $10\text{mA}$ .

Output overdrive recovery time is less than  $100\text{ns}$  as can be seen from the following plot:



## SINGLE SUPPLY, LOW POWER PHOTODIODE AMPLIFIER

The circuit shown is used to amplify the current from a photo-diode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664XEP family lends itself well to such an application.

This circuit achieves approximately  $1\text{V}/\text{mA}$  of transimpedance gain and capable of handling up to  $1\text{mA}_{\text{pp}}$  from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode ( $C_d$ ) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With  $5\text{V}$  single supply, the device input/output is shifted to near half supply using a voltage divider from  $V_{\text{CC}}$ . Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an  $R_f$  is selected, there is a need for  $C_f$  in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together ( $C_{\text{IN}}$ ) will cause additional phase shift to the signal fed back to the inverting node.  $C_f$  will function as a zero in the feedback path counteracting the effect of the  $C_{\text{IN}}$  and acting to stabilize the circuit. By proper selection of  $C_f$  such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical  $45^\circ$  phase margin.


$$C_F = \sim \text{SQRT} \left[ \frac{C_{\text{IN}}}{(2\pi \cdot \text{GBWP} \cdot R_F)} \right] \quad (1)$$

where GBWP is the Gain Bandwidth Product of the Op Amp

Optimized as such, the I-V converter will have a theoretical pole,  $f_p$ , at:

$$f_p = \text{SQRT} \left[ \frac{\text{GBWP}}{(2\pi R_F \cdot C_{\text{IN}})} \right] \quad (2)$$

With Op Amp input capacitance of  $3\text{pF}$  and an estimate for Q1 output capacitance of about  $3\text{pF}$  as well,  $C_{\text{IN}} = 6\text{pF}$ . From the typical performance plots, LMH6642EP/6643EP family GBWP is approximately  $57\text{MHz}$ . Therefore, with  $R_f = 1\text{k}$ , from Equation 1 and 2 above.

$C_f = \sim 4.1\text{pF}$ , and  $f_p = 39\text{MHz}$ 


For this example, optimum  $C_f$  was empirically determined to be around 5pF. This time domain response is shown in Figure 5 below showing about 9ns rise/fall times, corresponding to about 39MHz for  $f_p$ . The overall supply current from the +5V supply is around 5mA with no load.




Figure 5.

## PRINTED CIRCUIT BOARD LAYOUT AND COMPONENT VALUES SECTIONS

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board PN
LMH6642MF	SOT23-5	CLC730068
LMH6642MF	8-Pin SOIC	CLC730027
LMH6643MA	8-Pin SOIC	CLC730036
LMH6643MA	8-Pin MSOP	CLC730123
LMH6644MA	14-Pin SOIC	CLC730031
LMH6644MA	14-Pin TSSOP	CLC730131

These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.

Another important parameter in working with high speed/high performance amplifiers, is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)