

# LMV116/LMV118 Low Voltage, 45MHz, Rail-to-Rail Output Operational Amplifiers with Shutdown Option

Check for Samples: LMV116, LMV118

### FEATURES

- $(V_S = 2.7V, T_A = 25^{\circ}C, R_L = 1k\Omega \text{ to } V^+/2, A_V = +1.$ Typical values unless specified).
- -3dB BW 45MHz
- Supply voltage range 2.7V to 12V
- Slew rate 40V/µs
- Supply current 600µA
- Power down supply current 15µA
- Output short circuit current 32mA
- Linear output current ±20mA
- Input common mode voltage -0.3V to 1.7V

- Output voltage swing 20mV from rails
- Input voltage noise  $40nVI\sqrt{Hz}$
- Input current noise 0.75pA/

### **APPLICATIONS**

- High speed clock buffer/driver
- Active filters
- High speed portable devices
- Multiplexing applications (LMV118)
- Current sense amplifier
- High speed transducer amplifier

### DESCRIPTION

The LMV116 (single) rail-to-rail output voltage feedback amplifiers offer high speed (45MHz), and low voltage operation (2.7V) in addition to micro-power shutdown capability (LMV118).

Output voltage range extends to within 20mV of either supply rail, allowing wide dynamic range especially in low voltage applications. Even with low supply current of  $600\mu$ A, output current capability is kept at a respectable ±20mA for driving heavier loads. Important device parameters such as BW, Slew Rate and output current are kept relatively independent of the operating supply voltage by a combination of process enhancements and design architecture.

For portable applications, the LMV118 provides shutdown capability while keeping the turn-off current to I5µA. Both turn-on and turn-off characteristics are well behaved with minimal output fluctuations during transitions. This allows the part to be used in power saving mode, as well as multiplexing applications. Miniature packages (SOT23-5 & SOT23-6) are further means to ease the adoption of these low power high speed devices in applications where board area is at a premium.

### **Typical Application**




Figure 1. Non-Inverting Clock Buffer Amplifier

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

#### SNOSA87A-MAY 2004-REVISED JULY 2010

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings (1)

ESD Tolerance	
Human Body	2KV <sup>(2)</sup>
Machine Model	200V <sup>(3)</sup>
V <sub>IN</sub> Differential	±2.5V
Output Short Circuit Duration	(4), (5)
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	12.6V
Voltage at Input/Output pins	V <sup>+</sup> +0.8V, V <sup>-</sup> -0.8V
Storage Temperature Range	−65°C to +150°C
Junction Temperature <sup>(6)</sup>	+150°C
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp. (10 sec)	260°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

- (2) Human body model,  $1.5k\Omega$  in series with 100pF.
- (3) Machine Model,  $0\Omega$  in series with 200pF.
- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (5) Output short circuit duration is infinite for V<sub>S</sub> < 6V at room temperature and below. For V<sub>S</sub> > 6V, allowable short circuit duration is 1.5ms.
  (6) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> T<sub>A</sub>)/ θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PC board.

### Operating Ratings <sup>(1)</sup>

Supply Voltage $(V^+ - V^-)$	2.5V to 12V
Temperature Range <sup>(2)</sup>	−40°C to +85°C
Package Thermal Resistance <sup>(2)</sup> (θ <sub>JA</sub> )	
SOT23-5	265°C/W
SOT23-6	265°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.



# LMV116, LMV118

SNOSA87A-MAY 2004-REVISED JULY 2010

www.ti.com

### **2.7V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_F = 2k\Omega$ , and  $R_L = 1k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Тур (2)	Max (1)	Units
V <sub>OS</sub>	Input Offset Voltage	$0V \le V_{CM} \le 1.7V$		±1	±5 <b>±6</b>	mV
TC V <sub>OS</sub>	Input Offset Average Drift	(3)		±5		μV/C
I <sub>B</sub>	Input Bias Current	(4)	-2.0 - <b>2.2</b>	-0.40		μA
l <sub>os</sub>	Input Offset Current			1	500	nA
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from 0V to 1.55V	73	88		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 2.7V$ to 3.7V or $V^- = 0V$ to $-1V$	72	85		dB
R <sub>IN</sub>	Common Mode Input Resistance			3		MΩ
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB	-0.3 -0.1		1.7	V
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0 = 0.35V$ to 2.35V	73 <b>70</b>	87		dB
Vo	Output Swing High	$R_L = 1k\Omega$ to V <sup>+</sup> /2	2.55	2.55 2.66		- v
		$R_L = 10k\Omega$ to V <sup>+</sup> /2		2.68		V
Ou	Output Swing Low	$R_L = 1k\Omega$ to V <sup>+</sup> /2	150	40		
		$R_L = 10k\Omega$ to V <sup>+</sup> /2		20		mV
I <sub>SC</sub>	Output Short Circuit Current	Sourcing to V <sup>-</sup> V <sub>ID</sub> = 200mV <sup>(5)</sup>	25	35		mA
	Sinking to V <sup>+</sup> V <sub>ID</sub> = $-200$ mV <sup>(5)</sup>		25	32	32	
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = 0.5V from rails		±20		mA
I <sub>S</sub>	Supply Current	Normal Operation		600	900	
		Shut-down Mode (LMV118)		15	50	μA
SR	Slew Rate <sup>(6)</sup>	$A_V = +1$ , $V_O = 1V_{PP}$		40		V/µs
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 m V_{PP}$		45		MHz
e <sub>n</sub>	Input -Referred Voltage Noise	f = 100kHz		40		nV/√Hz
		f = 1kHz	60			NV/√HZ
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.75		pA/√Hz
		f = 1kHz		1.20		р <b>А</b> /√нz
t <sub>on</sub>	Turn-on Time (LMV118)			250		ns
t <sub>off</sub>	Turn-off Time (LMV118)			560		ns
TH <sub>SD</sub>	Shut-down Threshold (LMV118)	I <sub>S</sub> ≤ 50μA		1.95	2.3	V
I <sub>SD</sub>	Shutdown Pin Input Current (LMV118)	(4)		-20		μA

(1) All limits are guaranteed by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.

(3) Offset voltage average drift determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change.

(4) Positive current corresponds to current flowing into the device.

(5) Short circuit test is a momentary test. See Note 11.

(6) Slew rate is the average of the rising and falling slew rates.



#### SNOSA87A-MAY 2004-REVISED JULY 2010

### **5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_F = 2k\Omega$ , and  $R_L = 1k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Тур (2)	Max (1)	Units
V <sub>OS</sub>	Input Offset Voltage	$0V \le V_{CM} \le 1.7V$		±1	±5 <b>±6</b>	mV
TC V <sub>OS</sub>	Input Offset Average Drift	(3)		±5		μV/C
I <sub>B</sub>	Input Bias Current	(4)	-2.0 - <b>2.2</b>	-0.40		μA
l <sub>os</sub>	Input Offset Current			1	500	nA
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from 0V to 3.8V	77	85		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 5V$ to $6V$ or $V^- = 0V$ to $-1V$	72	95		dB
R <sub>IN</sub>	Common Mode Input Resistance			3		MΩ
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB	-0.3 -0.1		4.0	V
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0 = 1.5V$ to 3.5V	73 <b>70</b>	85		dB
Vo	Output Swing High	$R_L = 1k\Omega$ to V <sup>+</sup> /2	4.80	4.95		v
		$R_L = 10k\Omega$ to V <sup>+</sup> /2		4.98		V
Output S	Output Swing Low	$R_L = 1k\Omega$ to V <sup>+</sup> /2	200	50		m) (
		$R_L = 10k\Omega$ to V <sup>+</sup> /2		20		mV
I <sub>SC</sub>	Output Short Circuit Current	Sourcing to V <sup>-</sup> V <sub>ID</sub> = 200mV <sup>(5)</sup>	35	45		- mA
		Sinking to V <sup>+</sup> V <sub>ID</sub> = $-200$ mV <sup>(5)</sup>	(5) 35			mA
I <sub>OUT</sub>	Output Current	$V_{OUT} = 0.5V$ from rails		±20		mA
I <sub>S</sub>	Supply Current	Normal Operation		600	900	
		Shut-down Mode (LMV118)		10	50	μA
SR	Slew Rate <sup>(6)</sup>	$A_V = +1, V_O = 1V_{PP}$		40		V/µs
BW	-3dB BW	$A_V = +1$ , $V_{OUT} = 200 m V_{PP}$		45		MHz
e <sub>n</sub>	Input -Referred Voltage Noise	f = 100kHz		40		nV/√Hz
		f = 1kHz	60			NV/VHZ
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.75		pA/√Hz
		f = 1kHz		1.20		рА/ч п2
t <sub>on</sub>	Turn-on Time (LMV118)			210		ns
t <sub>off</sub>	Turn-off Time (LMV118)			500		ns
TH <sub>SD</sub>	Shut-down Threshold (LMV118)	I <sub>S</sub> ≤ 50μA		4.25	4.60	V
I <sub>SD</sub>	Shutdown Pin Input Current (LMV118)	(4)		-20		μA

(1) All limits are guaranteed by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.

(3) Offset voltage average drift determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change.

(4) Positive current corresponds to current flowing into the device.

(5) Short circuit test is a momentary test. See Note 11.

(6) Slew rate is the average of the rising and falling slew rates.



# LMV116, LMV118

SNOSA87A-MAY 2004-REVISED JULY 2010

www.ti.com

### ±5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = V_O = 0V$ , and  $R_F = 2k\Omega$ , and  $R_L = 1k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Тур (2)	Max (1)	Units		
V <sub>OS</sub>	Input Offset Voltage	$-5V \le V_{CM} \le 1.7V$		±1	±5 <b>±6</b>	mV		
TC V <sub>OS</sub>	Input Offset Average Drift	(3)		±5		μV/C		
I <sub>B</sub>	Input Bias Current	(4)	-2.0 - <b>2.2</b>	-0.40		μA		
l <sub>os</sub>	Input Offset Current			3	500	nA		
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from -5V to 3.5V	78	104		dB		
PSRR	Power Supply Rejection Ratio	$V^{+} = 5V$ to 6V or $V^{-} = -5V$ to $-6V$	72	95		dB		
R <sub>IN</sub>	Common Mode Input Resistance			3		MΩ		
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB	-5.3 <b>-5.1</b>		4.0	V		
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0 = -2V$ to 2V	74 71	85		dB		
Vo	Output Swing High	$R_L = 1k\Omega$	4.70	4.92		V		
		$R_L = 10k\Omega$		4.97				
Output Swing Low	Output Swing Low	$R_L = 1k\Omega$	-4.70	-4.93		mV		
		$R_L = 10k\Omega$		-4.98				
I <sub>SC</sub> Output Short Circuit Current		Sourcing to 0V V <sub>ID</sub> = 200mV $^{(5)}$	40	57		mA		
		Sinking to 0V $V_{ID} = -200 mV$ <sup>(5)</sup>	40	54				
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = 0.5V from rails		±20		mA		
I <sub>S</sub>	Supply Current	Normal Operation		600	900	μA		
		Shut-down Mode (LMV118)		15	50			
SR	Slew Rate <sup>(6)</sup>	$A_V = +1, V_O = 1V_{PP}$		35		V/µs		
BW	-3dB BW	$A_V = +1$ , $V_{OUT} = 200 m V_{PP}$		45		MHz		
e <sub>n</sub>	Input -Referred Voltage Noise	f = 100kHz		40		nV/√Hz		
		f = 1kHz		60		NV/VHZ		
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.75		pA/√Hz		
		f = 1kHz		1.20		рд/унг		
t <sub>on</sub>	Turn-on Time (LMV118)			200		ns		
t <sub>off</sub>	Turn-off Time (LMV118)			700		ns		
TH <sub>SD</sub>	Shut-down Threshold (LMV118)	I <sub>S</sub> ≤ 50μA		4.25	4.60	V		
I <sub>SD</sub>	Shutdown Pin Input Current (LMV118)	(4)		-20		μΑ		

All limits are guaranteed by testing or statistical analysis. (1)

(2)

Typical values represent the most likely parametric norm. Offset voltage average drift determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change. (3)

Positive current corresponds to current flowing into the device. (4)


Short circuit test is a momentary test. See Note 11. (5)


(6) Slew rate is the average of the rising and falling slew rates.




#### SNOSA87A-MAY 2004-REVISED JULY 2010

### **Connection Diagram**










Figure 3. Top View




## LMV116, LMV118

#### SNOSA87A-MAY 2004-REVISED JULY 2010


#### www.ti.com

### **Typical Performance Characteristics**

At  $T_J = 25^{\circ}$ C. Unless otherwise specified.




**Supply Current** 





SNOSA87A-MAY 2004-REVISED JULY 2010

www.ti.com












Large Signal Step Response



**Offset Voltage** vs. **Common Mode Voltage** 



1.4







SNOSA87A-MAY 2004-REVISED JULY 2010



At  $T_J = 25^{\circ}$ C. Unless otherwise specified.








### **Typical Performance Characteristics (continued)**

#### At $T_J = 25^{\circ}$ C. Unless otherwise specified.



### **Application Notes**

#### **CIRCUIT DESCRIPTION**

The LMV116 and LMV118 are based on National Semiconductor's proprietary VIP10 dielectrically isolated bipolar process.

The LMV116 and LMV118 architecture features the following:

- Complimentary bipolar devices with exceptionally high f<sub>t</sub> (~8GHz) even under low supply voltage (2.7V) and low Collector bias current.
- Common Emitter push-pull output stage capable of 20mA output current (at 0.5V from the supply rails) while consuming only 600µA of total supply current. This architecture allows output to reach within milli-volts of either supply rail at light loads.
- Consistent performance from any supply voltage (2.7V-10V) with little variation with supply voltage for the most important specifications (e.g. BW, SR, I<sub>OUT</sub>, etc.)

#### **APPLICATION HINTS**

When the output swing approaches either supply rail, the output transistor will enter a Quasi-saturated state. A subtle effect of this operational region is that there is an increase in supply current in this state (up to 1 mA). The onset of Quasi-saturation region is a function of output loading (current) and varies from 100 mV at no load to about 1V when output is delivering 20 mA, as measured from supplies. Both input common mode voltage and output voltage level effect the supply current (see typical performance characteristics for plot).

#### MICRO-POWER SHUTDOWN

The LMV118 can be shutdown to save power and reduce its supply current to less than 50µA guaranteed, by applying a voltage to the SD pin. The SD pin is "active high" and needs to be tied to V<sup>-</sup> for normal operation. This input is low current (<20µA, 4pF equivalent capacitance) and a resistor to V<sup>-</sup> (≤20k $\Omega$ ) will result in normal operation. Shutdown is guaranteed when SD pin is 0.4V or less from V<sup>+</sup> at any operating supply voltage and temperature.

In the shutdown mode, essentially all internal device biasing is turned off in order to minimize supply current flow and the output goes into Hi-Z (high impedance) mode. Complete device Turn-on and Turn-off times vary considerably relative to the output loading conditions, output voltage, and input impedance, but is generally limited to less than 1µs (see tables for actual data).

During shutdown, the input stage has an equivalent circuit as shown below in Figure 4.






Figure 4.

As can be seen above, in shutdown, there may be current flow through the internal diodes shown, caused by input potential, if present. This current may flow through the external feedback resistor and result in an apparent output signal. In most shutdown applications the presence of this output is inconsequential. However, if the output is "forced" by another device such as in a multiplexer, the other device will need to conduct the current described in order to maintain the output potential.

To keep the output at or near ground during shutdown when there is no other device to hold the output low, a switch (transistor) could be used to shunt the output to ground. Figure 5 shows a circuit where a NPN bipolar is used to keep the output near ground (~80mV):




Figure 5. Active Pull-Down Schematic

Figure 6 shows the output waveform.




Figure 6. Output Held Low by Active Pull-Down Circuit

# LMV116, LMV118



### SNOSA87A - MAY 2004 - REVISED JULY 2010

www.ti.com

If bipolar transistor power dissipation is not tolerable, the switch could be by a N-channel enhancement mode MOSFET.

### 2.7V SINGLE SUPPLY 2:1 MUX

The schematic show in Figure 7 will function as a 2:1 MUX operating on a single 2.7V power supply, by utilizing the shutdown feature of the LMV118.




Figure 7. 2:1 MUX Operating off a 2.7V Single Supply

Figure 8 shows the MUX output when selecting between a 1MHz sine and a 250kHz triangular waveform.




Figure 8. 2:1 MUX Output

As can be seen in Figure 8, the output is well behaved and there are no spikes or glitches due to the switching. Switching times are approximately around 500ns based on the time when the output is considered "valid".



SNOSA87A-MAY 2004-REVISED JULY 2010

#### PRINTED CIRCUIT BOARD LAYOUT, COMPONENT VALUES SELECTION, AND EVALUATION BOARDS

Generally, a good high-frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information).

Another important parameter, is the component values selection. Choosing large valued external resistors, will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board PN
LMV116	SOT23-5	CLC730068
LMV118	SOT23-6	CLC730116

These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LMV116MF	ACTIVE	SOT-23	DBV	5	1000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 85	AC1A	Samples
LMV116MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AC1A	Samples
LMV116MFX	ACTIVE	SOT-23	DBV	5	3000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 85	AC1A	Samples
LMV116MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AC1A	Samples
LMV118MF	ACTIVE	SOT-23	DBV	6	1000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 85	AD1A	Samples
LMV118MF/NOPB	ACTIVE	SOT-23	DBV	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AD1A	Samples
LMV118MFX	ACTIVE	SOT-23	DBV	6	3000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 85	AD1A	Samples
LMV118MFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AD1A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.



24-Jan-2013

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV116MF	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV116MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV116MFX	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV116MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV118MF	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV118MF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV118MFX	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV118MFX/NOPB	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Nov-2012



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV116MF	SOT-23	DBV	5	1000	203.0	190.0	41.0
LMV116MF/NOPB	SOT-23	DBV	5	1000	203.0	190.0	41.0
LMV116MFX	SOT-23	DBV	5	3000	206.0	191.0	90.0
LMV116MFX/NOPB	SOT-23	DBV	5	3000	206.0	191.0	90.0
LMV118MF	SOT-23	DBV	6	1000	203.0	190.0	41.0
LMV118MF/NOPB	SOT-23	DBV	6	1000	203.0	190.0	41.0
LMV118MFX	SOT-23	DBV	6	3000	206.0	191.0	90.0
LMV118MFX/NOPB	SOT-23	DBV	6	3000	206.0	191.0	90.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- È. Falls within JEDEC MO-178 Variation AB, except minimum lead width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated