May 1997

National Semiconductor

# LMV8172 Vertical Deflection Output Amplifier

- Tab connected to Pin 4

#### **General Description**

The LMV8172 is a monolithic amplifier for driving the vertical deflection yoke of a CRT. The IC is a differential input, singleended output amplifier with a flyback generator. This architecture minimizes the power dissipation during forward scanning without slowing down the flyback.

The LMV8172 is packaged in a 7-pin TO-220 power package.

#### Features

- High output current
- Flyback generator
- Minimum external part count
- Works with single or dual supplies
- Low cross-over distortion

### Applications

Vertical deflection for monitors and TVs



7 V<sub>IN+</sub> 6 V<sub>CC2</sub> 5 V<sub>OUT</sub> 4 V<sub>EE</sub> 3 Flyback 2 V<sub>CC1</sub> 1 V<sub>IN-</sub>

DS100010-1

FIGURE 1. Top View Order Number LMV8172T See NS Package Number TA07B

© 1997 National Semiconductor Corporation DS100010

# Absolute Maximum Ratings (Notes 1, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage,	
$(V_{S} = V_{CC1} - V_{EE})$	35V
Flyback Peak Voltage,	
(V <sub>OUT</sub> – V <sub>EE</sub> )	60V
$(V_{CC2} - V_{EE})$	60V
Input Voltage, (V <sub>DC</sub> )	
Pins 1, 7	$V_{\text{EE}} \leq V_{\text{IN}} \leq V_{\text{CC1}}$
Output Peak Current, (I <sub>O</sub> )	
Pin 5 (Note 8)	3.2 A <sub>pp</sub>
Power Dissipation (P <sub>D</sub> )	
$T_{\rm C} = 25^{\circ}{\rm C}$	41W

$T_{\rm C} = 90^{\circ}{\rm C}$	20W					
Above 25°C, derate based on $\theta_{JC}$ and $T_{J}$ (Note 4)						
Thermal Resistance ( $\theta_{JC}$ )	3°C/W					
Junction Temperature $(T_{JMAX})$	150°C					
ESD Susceptibility (Note 5)	2 kV					
Storage Temperature	–65°C to +80°C					
Lead Temperature (Soldering 10 seconds)	265°C					
<b>Operating Ratings</b>	(Note 2)					

Junction Temperature Range

 $-20^{\circ}C \le T_{J} \le +150^{\circ}C$ 

## **Electrical Characteristics**

 $V_{CC1}$  = +17.5V;  $V_{CC2}$  = +16.9V;  $V_{EE}$  = -17.5V;  $T_C$  = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	Units
I <sub>2+6</sub>	Total Quiescent Current (I <sub>2</sub> + I <sub>6</sub> )	See Figure 2	11	20	mA (max)
l <sub>1</sub>	Input Bias Current		-0.5	-2.0	μA (max)
l <sub>os</sub>	Input Offset Current		0.5	3.0	μA (max)
V <sub>3L</sub>	Pin 3 Saturation Voltage to V <sub>EE</sub>	See Figure 3, I <sub>3</sub> = 20 mA	1.1	2.0	V (max)
V <sub>5L</sub>	Output Saturation Voltage to $V_{EE}$	See Figure 3, I <sub>5</sub> = 1.2A	1.3	2.5	V (max)
		I <sub>5</sub> = 0.7A	0.7	1.4	V (max)
V <sub>5H</sub>	Output Saturation Voltage to	See Figure 4, $I_5 = -1.2A$	2.6	3.3	V (max)
	V <sub>CC2</sub>	$I_5 = -0.7A$	2.1	2.8	V (max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND, unless otherwise specified.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JC}$  and the case temperature,  $T_C$ . The maximum allowable power dissipation at any elevated temperature is  $P_D = (T_{JMAX} - T_C) / \theta_{JC}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_{JMAX} = 150^{\circ}C$ . The typical thermal resistance ( $\theta_{JC}$ ) of the LMV8172 is 3°C/W.

Note 5: Human Body model, 100 pF capacitor discharged through a 1.5  $k\Omega$  resistor.

Note 6: Typicals are at  $T_C = 25^{\circ}C$  and represent most likely parametric norm.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Maximum output current is tested with a load of 3 mH,  $V_{CC1} = +15V$  and  $V_{EE} = -15V$ ,  $V_{IN+}$  set so the device is drawing equal amounts of current from both supplies, and the sawtooth on  $V_{IN-}$  set so the voltage waveform on pin 5 is as large as possible without distortion.



www.national.com



www.national.com



www.national.com



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.