

# LP3929 High Speed Bi-Directional Level Shifter and Ultra Low-Dropout CMOS Voltage **Regulator and Line Protection**

Check for Samples: LP3929

## **FEATURES**

- Ultra Small DSBGA 24 Bump Package
- 6-signal Level Translation 1.8 V to 2.85 V
- LDO Stable with Ceramic and High Quality **Tantalum Capacitors**

## **KEY SPECIFICATIONS**

- Level Shifter:
  - 6-Signal Level Shifter (5 Bi-Directional and 1 Uni-Direction)
  - 3 ns (Typ) Propagation Delay
  - Channel-to-Channel Skew < 1 ns (Max)</li>
- Low-Dropout Regulator:
  - 3.05 V to 5.5 V Input Range
  - 2.85 V at 200 mA
  - Fast Turn-On Time: 30 µs (Typ)
  - 110 mV (Max) Dropout with 200 mA Load
  - Thermal Shutdown at 160°C (Typ)
- Protection Block (B Side):
  - Robust IEC ESD Protection: ±15 kV Air Gap, ±8 kV Direct Contact
  - ASIP / EMI Filtering

## DESCRIPTION

The LP3929 is designed for portable and wireless applications requiring level translation and power supply generation in a compact footprint.

The device level translates 1.8 V LVCMOS on the host (A) side to 2.85 V LVCMOS levels on the card (B) side for a miniSD / SD 4-bit bi-directional data bus.

Independent direct control of the CMD, Data0 and Data1-3 paths support mini SD state machine requirements. A shutdown pin is provided for the level shifters and regulator. The f\_CLK\_A is a feedback clock to the host which can be used to overcome level shifter bus delay.

The built-in low-dropout voltage regulator is ideal for mobile phone and battery powered wireless applications. It provides up to 200 mA from a 3.05 V to 5.5 V input. It is stable with small 1.0  $\mu$ F ±30% ceramic and high quality tantalum output capacitors, requiring smallest possible PC board area.

The card (B port) side channels have integration of ASIP (Application Specific Integrated Passives) - on chip integrated pull-up, pull-down, series resistors and capacitors for EMC filtering. It is designed to tolerate IEC61000-4-2 level 4 ESD: ±15 kV air discharge, ±8 kV direct contact.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNVS442B -JULY 2006-REVISED DECEMBER 2007



www.ti.com


## **Typical Application Circuit**





LP3929

### **BLOCK DIAGRAM**





#### Package Outline




Figure 1. Bump Underneath (Top View) 24 Bump DSBGA Package See Package Number YFR0024AAA

**Tape and Reel Information** 




Figure 2. Tape and Reel Information (Top View)



SNVS442B-JULY 2006-REVISED DECEMBER 2007

Pin Descriptions									
Pin Name	DSBGA Bump Identifier	Port / Direction	Туре	Function					
D0_A	D1	Host / Bidirectional	Push-Pull	1.8 V I/O Channel <sup>(1)</sup>					
D1_A	E1	Host / Bidirectional	Push-Pull	1.8 V I/O Channel <sup>(1)</sup>					
D2_A	A1	Host / Bidirectional	Push-Pull	1.8 V I/O Channel <sup>(1)</sup>					
D3_A	B1	Host / Bidirectional	Push-Pull	1.8 V I/O Channel <sup>(1)</sup>					
CMD_A	D2	Host / Bidirectional	Push-Pull	1.8 V I/O Channel <sup>(1)</sup>					
CLK_A	C1	Host / Input	High Z	1.8 V Input CLK Channel <sup>(1)</sup>					
fCLK_A	E2	Host / Output	Push-Pull	1.8 V Output CLK Channel					
DIR_0	A3	Host / Input	High Z	1.8 V Input Direction Control D0 Channel: $V_{DDA} = A \rightarrow B$ Direction (Write), $V_{SS} = B \rightarrow A$ Direction (Read)					
DIR_1-3	E3	Host / Input	High Z	1.8 V Input Direction Control D1-D3 Channel: $V_{DDA} = A \rightarrow B$ Direction (Write), $V_{SS} = B \rightarrow A$ Direction (Read)					
CMD_DIR	A2	Host / Input	High Z	1.8 V Input Direction Control CMD Channel: $V_{DDA} = A \rightarrow B$ Direction (Write), $V_{SS} = B \rightarrow A$ Direction (Read)					
EN	C2	Host / Input	High Z	Device Enable with high impedance pull-down resistor (200 k $\Omega$ ): V <sub>DDA</sub> = Device Active (on), V <sub>SS</sub> = Device Disabled (off)					
D0_B	D5	Card / Bidirectional	Push-Pull	2.85 V I/O Channel with high impedance pull-up to $V_{\text{DDB}}$ (70 k $\!\Omega)$					
D1_B	E5	Card / Bidirectional	Push-Pull	2.85 V I/O Channel with high impedance pull-up to $V_{\text{DDB}}$ (70 k $\!\Omega\!)$					
D2_B	A5	Card / Bidirectional	Push-Pull	2.85 V I/O Channel with high impedance pull-up to $V_{\text{DDB}}$ (70 k $\!\Omega\!)$					
D3_B	B5	Card / Bidirectional	Push-Pull	2.85 V I/O Channel with high impedance pull-down to $V_{\text{SS}}$ (470 kΩ)					
CMD_B	D4	Card / Bidirectional	Push-Pull	2.85 V I/O Channel with high impedance pull-up to $V_{\text{DDB}}$ (15 kΩ)					
CLK_B	C5	Card / Output	Push-Pull	2.85 V Output CLK Channel					
V <sub>BAT</sub>	A4	Host / Input	Power	3.05 V to 5.5 V					
V <sub>DDA</sub>	B3	Host / Input	Power	1.71 V to 1.92 V, 1.8 V (typ)					
V <sub>DDB</sub>	B4	Card / Output	Power	2.85 V (LDO output)					
V <sub>SS</sub>	C3			Ground					
V <sub>SS</sub>	C4			Ground					
WP	E4	Host / Card Input	Pull-up	Pull-up to $V_{DDA}$ (100 k $\Omega$ )					
CD	D3	Host / Card Input	Pull-up	Pull-up to V <sub>DDA</sub> (100 kΩ)					

(1) Unused inputs must be terminated.

SNVS442B-JULY 2006-REVISED DECEMBER 2007

www.ti.com

**ISTRUMENTS** 

**EXAS** 

### Table 1. OPERATION MODES<sup>(1)</sup>

	Inputs			Mode
EN	CMD_DIR	DIR_0	DIR_1-3	
L	Х	Х	Х	Level shifter / LDO = off (Shutdown Mode)
Н	L	L	L	All channels (D0-D3 and CMD): $B \rightarrow A$ Direction
Н	L	L	Н	A $\rightarrow$ B Direction: D1-D3, B $\rightarrow$ A Direction: CMD and D0
Н	L	Н	L	A $\rightarrow$ B Direction: D0, B $\rightarrow$ A Direction: CMD and D1-D3
Н	L	Н	Н	$A \rightarrow B$ Direction: D0-D3, $B \rightarrow A$ Direction: CMD
Н	Н	L	L	$A \rightarrow B$ Direction: CMD, $B \rightarrow A$ Direction: D0-D3
Н	Н	L	Н	A $\rightarrow$ B Direction: CMD and D1-D3, B $\rightarrow$ A Direction: D0
Н	Н	Н	L	A $\rightarrow$ B Direction: CMD and D0, B $\rightarrow$ A Direction: D1-D3
Н	Н	Н	Н	All channels (D0-D3 and CMD): A $\rightarrow$ B Direction

(1)  $H = V_{DDA}, L = V_{SS}$ 



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

Supply Voltage (V <sub>BAT</sub> )	-0.3V to +6.0V	
Supply Voltage (V <sub>DDA</sub> )	-0.3V to +3.3V	
LVCMOS A Port Input Voltage		-0.3V to V <sub>DDA</sub> + 0.3V
LVCMOS A Port I/O Voltage		-0.3V to V <sub>DDA</sub> + 0.3V
LVCMOS A Port I/O Voltage		-0.3V to V <sub>DDB</sub> + 0.3V
Junction Temperature		150°C
Storage Temperature	−65°C to +150°C	
Lead Temperature <sup>(3)</sup>	235°C	
Pad Temperature <sup>(3)</sup>		235°C
Derate DSBGA Package above 25°C		22.9 mW/°C
Maximum Power Dissipation Capacity at 25°C	DSBGA	2.8 W
	HBM - MIL-STD-883E 3015.7 std.	± 2kV
	MM - JESD22-A115-A std.	± 200V
	CDM - 500V (JESD22-C 101) Std.	± 500V
ESD Rating	IEC61000-4-2 std., 330 $\Omega$ , 150pF, Air Gap, B Side $^{(4)}$	± 15kV
	IEC61000-4-2 std., 330 $\Omega$ , 150pF, Direct Contact, B Side <sup>(4)</sup>	± 8kV

 ABSOLUTE MAXIMUM RATINGS are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits. The tables of ELECTRICAL CHARACTERISTICS specify conditions for device operation.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Additional information on lead temperature and pad temperature can be found in Texas Instruments Application Note (AN-1112).

(4) IEC61000-4-2 level 4 ESD tolerance applies to VDDB, D0\_B–D3\_B, CMD\_B, CLK\_B, WP and CP pins only. Device is tested in application (common ground, bypass capacitors of 1.0 µF present on V<sub>BAT</sub>, V<sub>DDA</sub> and V<sub>DDB</sub>).

## **OPERATING CONDITIONS**

V <sub>BAT</sub> to V <sub>SS</sub>	3.05V to 5.5V
$V_{DDA}$ to $V_{SS}$	1.71V to 1.92V
Ambient Temperature	−30°C to +85°C



## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified:  $C_{VBAT} = 1 \ \mu\text{F}$ ,  $I_{OUT} = 1 \ \text{mA}$ ,  $C_{VDDB} = 1 \ \mu\text{F}$ ,  $C_{VDDA} = 1 \ \mu\text{F}$ . Typical values and limits appearing in standard typeface apply for  $T_A = 25^{\circ}\text{C}$ . Limits appearing in **boldface type** apply over the entire ambient temperature range for operation,  $-30^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	i	Min	Тур	Max	Units
LVCMOS A	A (Host) Port (V <sub>DDA</sub> = 1.71V to	1.92V)					
VIH	Input Voltage High Level			0.65×V <sub>DDA</sub>		1.92	V
			V <sub>DDA</sub> = 1.71V	1.1115		1.92	V
			V <sub>DDA</sub> = 1.92V	1.248		1.92	V
V <sub>IL</sub>	Input Voltage Low Level		1	0		0.30×V <sub>DDA</sub>	V
			V <sub>DDA</sub> = 1.71V	0		0.513	V
			V <sub>DDA</sub> = 1.92V	0		0.576	V
I <sub>IH</sub>	Input Current High Level	$V_{IH} = V_{DDA}$		-1	0	+1	μA
			$EN = V_{SS}$	-1	0	+1	μA
			$EN = V_{DDA}$	-1	0	+10	μA
IIL	Input Current Low Level	$V_{IL} = V_{SS}$		-1	0	+1	μA
V <sub>OH</sub>	Output Voltage High Level	I <sub>OH</sub> = −4 mA		1.26	1.8	V <sub>DDA</sub>	V
V <sub>OL</sub>	Output Voltage Low Level	$I_{OL} = 4 \text{ mA}$		V <sub>SS</sub>	0	0.45	V
LVCMOS E	3 (Card) Port (V <sub>DDB</sub> = 2.85V)						
V <sub>IH</sub>	Input Voltage High Level		$0.65 \times V_{DDB}$		V <sub>DDB</sub>	V	
V <sub>IL</sub>	Input Voltage Low Level			0		$0.35 \times V_{DDB}$	V
I <sub>IH</sub>	Input Current High Level	$V_{IH} = V_{DDB}$	D0_B to D2_B	- 2	0.2	+ 2	μA
			D3_B	0	6.5	+ 13	μA
			CMD_B	- 5	0.3	+ 5	μA
IIL	Input Current Low Level	$V_{IL} = V_{SS}$	D0_B to D2_B	- 80	-40	0	μA
			D3_B	- 1	0.1	+ 1	μA
			CMD_B	- 300	- 200	- 20	μA
IOS +	Short Circuit Current	$V_{OUTlow} = V_{DDB}$			45		μA
IOS -		$V_{OUThigh} = V_{SS}$			- 20		μA
V <sub>OH</sub>	Output Voltage High Level	I <sub>OH</sub> = - 2 mA		0.75×V <sub>DDB</sub>			V
V <sub>OL</sub>	Output Voltage Low Level	I <sub>OL</sub> = 2 mA				$0.25 \times V_{DDB}$	V
Supply Cu	rrent			H			
IDD	Supply Current	All Channels Static: $A \rightarrow B$	V <sub>BAT</sub>		4	7	mA
		mode, LDO unloaded	V <sub>DDA</sub>		95	200	μA
I <sub>DDZ</sub>	Supply Current — Shutdown	EN = V <sub>SS</sub>	V <sub>BAT</sub>		0.1	2	μA
			V <sub>DDA</sub>		0.2	2	μA
C <sub>OUT</sub>	Output Capacitance <sup>(3)</sup>	B (card) port	•		15	20	pF

(1)

Typical values are given for  $V_{DDA} = 1.8V$ ,  $V_{BAT} = 3.6V$ ,  $T_A = 25^{\circ}C$ Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are reference to ground (2) unless otherwise specified.

This electrical specification is ensured by design. (3)

SNVS442B-JULY 2006-REVISED DECEMBER 2007

## LEVEL SHIFTER AC SWITCHING CHARACTERISTICS

Unless otherwise specified:  $C_{VBAT} = 1 \ \mu\text{F}$ ,  $I_{OUT} = 1 \ \text{mA}$ ,  $C_{VDDB} = 1 \ \mu\text{F}$ ,  $C_{VDDA} = 1 \ \mu\text{F}$ . Typical values and limits appearing in standard typeface apply for  $T_A = 25^{\circ}\text{C}$ . Limits appearing in **boldface type** apply over the entire ambient temperature range for operation,  $-30^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .<sup>(1)(2)(3)(4)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay A to B or B to A	C <sub>LB</sub> = 15 pF, C <sub>LA</sub> = 20 pF, 50%- 50%		3	7	ns
	Propagation Delay CLK_A to fCLK_A	C <sub>LA</sub> = 20 pF, 50%-50%		5	14	ns
t <sub>PHL</sub>	Propagation Delay A to B or B to A	C <sub>LB</sub> = 15 pF, C <sub>LA</sub> = 20 pF, 50%- 50%		3	7	ns
	Propagation Delay CLK_A to fCLK_A	C <sub>LA</sub> = 20 pF, 50%-50%		5	14	ns
t <sub>RISE</sub>	Rise Time A Side Output, see Figure 4	C <sub>LA</sub> = 20 pF, 20%-70%		1.1	3	ns
	Rise Time B Side Output with ASIP, see Figure 4	C <sub>LB</sub> = 15 pF, 20%-70%		1.6	3	ns
t <sub>FALL</sub>	Fall Time A Side Output, see Figure 4	C <sub>LA</sub> = 20 pF, 20%-70%		1.0	3	ns
	Fall Time B Side Output with ASIP, see Figure 4	C <sub>LB</sub> = 15 pF, 20%-70%		1.9	3	ns
t <sub>SKEW</sub>	Skew between D0–D3, CLK and CMD outputs (either edge)			<0.5	1.0	ns
t <sub>EN</sub>	Enable Time			30	200	μs
t <sub>DIS</sub>	Disable Time			18	50	ns
t <sub>TA</sub>	Level-Shifter Direction Switch Response (Turn Around) Time			13	20	ns

(1) Typical values are given for  $V_{DDA} = 1.8V$ ,  $V_{BAT} = 3.6V$ ,  $T_A = 25^{\circ}C$ (2) Input signal for test purpose is defined as: A side – 0V to 1.8V with 2ns rise time (20%-70%) and B side – 0V to 2.85V with 2ns rise time (20%-70%)

This electrical specification is ensured by design. (3)

The SD/MMC card specification calls for a total of 30 pF capacitance. A load of 15 pF is internal to the LP3929, so the external load (4) capacitance on the B side should comprise the remaining (15 pF or less).

STRUMENTS

XAS



## LDO ELECTRICAL CHARACTERISTICS

Unless otherwise specified:  $C_{VBAT} = 1 \ \mu\text{F}$ ,  $I_{OUT} = 1 \ \text{mA}$ ,  $C_{VDDB} = 1 \ \mu\text{F}$ ,  $C_{VDDA} = 1 \ \mu\text{F}$ . Typical values and limits appearing in standard typeface apply for  $T_A = 25^{\circ}\text{C}$ . Limits appearing in **boldface type** apply over the entire ambient temperature range for operation,  $-30^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
V <sub>OUT</sub>	Output Voltage, V <sub>OUT</sub> = V <sub>DDB</sub>	I <sub>OUT</sub> = 200mA, V <sub>BAT</sub> = 3.05V to 5.5V	2.76	2.85	2.93	V		
ΔV <sub>OUT</sub>	Output Voltage Tolerance	I <sub>OUT</sub> = 1 mA	-2 -3		2 3	% of V <sub>OUT(nom)</sub>		
	Line Regulation Error <sup>(2)</sup>	$V_{BAT} = (V_{OUT(nom)} + 0.5V)$ to 5.5V, $I_{OUT} = 1$ mA	-0.15		0.15	%/V		
	Load Regulation Error <sup>(3)</sup>	$I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$	-0.01		0.01	%/mA		
	Output AC Line Regulation	$V_{BAT} = V_{OUT(nom)} + 1V,$ $I_{OUT} = 100 \text{ mA}, C_{OUT} = 1.0 \ \mu\text{F}$		1.5		mV <sub>PP</sub>		
PSRR	Power Supply Rejection Ratio <sup>(4)</sup>	$V_{BAT} = V_{OUT(nom)} + 1V,$ f = 1 kHz, I <sub>OUT</sub> = 50 mA		40		dB		
		$V_{BAT} = V_{OUT(nom)} + 1V,$ f = 10 kHz, I <sub>OUT</sub> = 50 mA		30				
$\Delta V_{DO}$	Dropout Voltage <sup>(5)</sup>	I <sub>OUT</sub> = 1 mA		1		mV		
		I <sub>OUT</sub> = 50 mA		20				
		I <sub>OUT</sub> = 100 mA		35				
		I <sub>OUT</sub> = 200 mA		60	110			
I <sub>SC</sub>	Short Circuit Current Limit	V <sub>BAT</sub> = 5.5V, Output Grounded (Steady State)		750		mA		
T <sub>ON</sub>	Turn-On Time <sup>(4)(6)</sup>			30	200	μs		
ρn (1/f)	Output Noise Density	f = 1 kHz, C <sub>OUT</sub> = 1.0 μF		0.6		µV/√Hz		
e <sub>n</sub>	Output Noise Voltage	BW = 10 Hz to 100 kHz, $C_{OUT} = 1.0 \ \mu F$		45		µVrms		
Output Capacitor	Output Filter Capacitance <sup>(7)</sup>	$V_{BAT} = 3.05V$ to 5.5V, $I_{OUT} = 1$ mA to 200 mA	0.7	1.0	22	μF		
	Output Filter Capacitance ESR <sup>(8)</sup>	$V_{BAT} = 3.05V$ to 5.5V, $I_{OUT} = 1$ mA to 200mA	5		500	mΩ		
Thermal Shutdown	Thermal Shutdown Temperature <sup>(4)(9)</sup>	$V_{BAT} = 3.05V$ to 5.5V, $I_{OUT} = 1$ mA to 200mA		160		°C		
	Thermal Shutdown Hysteresis <sup>(4)</sup>			20		°C		

(1) Typical values are given for  $V_{DDA}$  = 1.8V,  $V_{BAT}$  = 3.6V,  $T_A$  = 25°C

- (2) The output voltage changes slightly with line voltage. An increase in the line voltage results in a slight increase in the output voltage and vice versa.
- (3) The output voltage changes slightly with load current. An increase in the load current results in a slight decrease in the output voltage and vice versa.
- (4) This electrical specification is ensured by design.
- (5) Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply for input voltages below 2.7V.
- (6) Turn-on time is that between when the enable input is high an the output voltage just reaching 95% of its nominal value.
- (7) Range of capacitor value for which the device will remain stable. This electrical specification is ensured by design.
- (8) Range of capacitor ESR values for which the device will remain stable. This electrical specification is ensured by design.
- (9) The built-in thermal shut-down of the LDO is also used to put all A and B outputs in tri-state mode.

SNVS442B – JULY 2006 – REVISED DECEMBER 2007



www.ti.com





Figure 3. A to B Timing Diagram (propagation delay, skew)



Figure 4. Output Transition Time (A and B Side)




SNVS442B-JULY 2006-REVISED DECEMBER 2007






## **TYPICAL PERFORMANCE CHARACTERISTICS**

Unless otherwise specified:  $C_{VBAT}$  = 1  $\mu$ F,  $C_{VDDA}$  = 1  $\mu$ F,  $C_{VDDB}$  = 1  $\mu$ F,  $V_{BAT}$  = 3.85 V,  $V_{DDA}$  = 1.8 V,  $T_A$  = 25°C.







## APPLICATION INFORMATION

#### **EXTERNAL CAPACITORS**

Like any low-dropout regulator, the LP3929 requires external capacitors for regulator stability. The LP3929 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### INPUT CAPACITOR

An input capacitance of 1  $\mu$ F is required between the LP3929 V<sub>BAT</sub> pin and ground (the amount of the capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the V<sub>BAT</sub> pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a lowimpedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR on the input capacitor, but tolerance, bias voltage and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will be 1  $\mu$ F over the entire operating conditions.

#### FAST ON-TIME

The LP3929 utilizes a speed up circuitry to ramp up the internal  $V_{REF}$  voltage to its final value to achieve a fast output turn on time.

#### CAPACITOR CHARACTERISTICS

The LP3929 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1  $\mu$ F to 4.7  $\mu$ F range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1  $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability by the LP3929.

The ceramic capacitor's capacitance can vary with temperature.

Most large value ceramic capacitors (2.2  $\mu$ F) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in ceramic capacitor is X7R, which holds the capacitance within ±15%.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1  $\mu$ F to 4.7  $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to  $-40^{\circ}$ C, so some guard band must be allowed.

### OUTPUT CAPACITOR

The LP3929 is designed specifically to work with very small ceramic output capacitors, any ceramic capacitor (dielectric types Z5U, Y5V or X7R) in 1.0  $\mu$ F to 2.2  $\mu$ F range with 5 m $\Omega$  to 500 m $\Omega$  ESR range is suitable in the LP3929 application circuit.

It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see section CAPACITOR CHARACTERISTICS).

The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR (Equivalent Series Resistance) value which is within a stable range.

The output capacitor should be placed as near as possible to the V<sub>DDB</sub> pin.



### **NO-LOAD STABILITY**

The LDO of the LP3929 will remain stable and in regulation with no external load connected to the LDO output  $V_{DDB}$ . This is especially important in CMOS RAM keep-alive applications.

### DSBGA ASSEMBLY

For assembly recommendations of DSBGA package please refer to Texas Instruments Application Note AN-1112.

## DSBGA LIGHT SENSITIVITY

Exposing the DSBGA device to direct sunlight will cause misoperation of the device. Light sources such as Halogen lamps can effect electrical performance if brought near to the device.

The wavelengths which have most detrimental effect are reds and infra-reds, which means that the fluorescent lighting used inside most buildings has very little effect on performance.



24-Jan-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LP3929TME-AACQ/NOPB	ACTIVE	DSBGA	YFR	24	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		D57B	Samples
LP3929TMEX-AACQ/NOPB	ACTIVE	DSBGA	YFR	24	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		D57B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# YFR0024



B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated