

### FEATURES

- Ultra Fast (10ns typ)
- Operates Off Single + 5V Supply, or ± 5V
- Complementary Output to TTL
- Low Offset Voltage
- No Minimum Input Slew Rate Requirement
- No Power Supply Current Spiking
- Output Latch Capability

# APPLICATIONS

- High Speed A to D Converters
- High Speed Sampling Circuits
- Line Receiver
- Extended Range V to F Converters
- Fast Pulse Height/Width Discriminators

10-25MHz Crystal Oscillator


# Ultra Fast Precision Comparator -

# DESCRIPTION

The LT1016 is an ultra fast (10ns) comparator specifically designed to interface directly to TTL logic while operating off either a dual  $\pm 5V$  supply or a single + 5V supply. Tight offset voltage specifications and high gain allow the LT1016 to be used in precision applications. Matched complementary outputs further extend the versatility of this new comparator.

A unique output stage is featured on the LT1016. It provides active drive in both directions for maximum speed into TTL logic or passive loads, yet does not exhibit the large current spikes normally found in "totem pole" output stages. This eliminates the need for a minimum input slew rate typical of other very fast comparators. The ability of the LT1016 to remain stable with the outputs in the active region greatly reduces the problem of output "glitching" when the input signal is slow moving or is low level.

The LT1016 has a true latch pin for retaining input data at the outputs. The outputs will remain latched as long as the latch pin is held high. Quiescent negative power supply current is only 3mA - about ten times lower than competitive units. This reduces die temperature and allows the negative supply pin to be driven from virtually any supply voltage with a simple resistive divider. Device performance is not affected by variations in negative supply voltage.



#### **Response Time**


0

20



Positive Supply Voltage (Note 4)	7V
Negative Supply Voltage	7V
Differential Input Voltage	±5V
Input Voltage (Either Input)	. Equal to Supplies
Latch Pin Voltage	. Equal to Supplies
Output Current (Continuous)	±20mA
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.) .	300°C

# PACKAGE/ORDER INFORMATION



### **ELECTRICAL CHARACTERISTICS**

 $V^+ = 5V$ ,  $V^- = 5V$ ,  $V_{OUT}(Q) = 1.4V$ ,  $V_{LATCH} = 0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

SYMBOL	PARAMETERS	CONDITIONS			MIN	LT1016C TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	R <sub>S</sub> ≤100Ω (Note	1)	•		1.0	±3 ±3.5	mV mV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage Drift	4		•		4	-	μV/°C
I <sub>OS</sub>	Input Offset Current	(Note 1)		•		0.3 0.3	1 1.3	μΑ μΑ
1 <sub>B</sub>	Input Bias Current	(Note 2)		•		5	10 13	μΑ μΑ
	Input Voltage Range	(Note 5)		•	- 3.75		+ 3.5	V
		Single + 5V Su	pply	•	+ 1.25		+ 3.5	V
CMRR	Common-Mode Rejection	$-3.75V \le V_{CM} \le +3.5V$		•	80	96		dB
PSRR	Supply Voltage Rejection	Positive Supply 4.6V ≤ V <sup>+</sup> ≤5.4V		•	60	75		dB
		Negative Suppl	y 2V ≤ V <sup>-</sup> ≤7V	•	80	100		dB
Av	Small Signal Voltage Gain	1V≤V <sub>OUT</sub> ≤2V			1400	3000	· · · · ·	V/V
V <sub>OH</sub>	Output High Voltage	V <sup>+</sup> ≥4.6V,	I <sub>OUT</sub> = 1mA I <sub>OUT</sub> = 10mA	•	2.7 2.4	2.9 2.8		V V
V <sub>OL</sub>	Output Low Voltage		I <sub>SINK</sub> = 4mA I <sub>SINK</sub> = 10mA	•		0.3 0.4	0.5	V V
[*	Positive Supply Current			•	-	25	35	mA
1-	Negative Supply Current			•		3	5	mA
VIH	Latch Pin Hi Input Voltage			•	2.0			v
VIL	Latch Pin Lo Input Voltage			•			0.8	V
I <sub>IL</sub>	Latch Pin Current	V <sub>LATCH</sub> = 0V		•			500	μA



### **ELECTRICAL CHARACTERISTICS**

V  $^+$  = 5V, V  $^-$  = 5V, V<sub>OUT</sub>(Q) = 1.4V, V<sub>LATCH</sub> = 0V, T<sub>A</sub> = 25°C, unless otherwise noted.

SYMBOL	PARAMETERS	CONDITIONS		MIN	LT1016C TYP	MAX	UNITS
t <sub>PD</sub>	Propagation Delay (Note 3)	$\Delta V_{\rm IN} = 100 {\rm mV}, 0 {\rm D} = 5 {\rm mV}$	•		10	14 16	ns ns
		$\Delta V_{IN} = 100 \text{mV}, 0\text{D} = 20 \text{mV}$	•		9	12 15	ns ns
Δt <sub>PD</sub>	Differential Propagation Delay	(Note 3) $\Delta V_{IN} = 100 \text{mV}, 0\text{D} = 5 \text{mV}$				3	ns
	Latch Setup Time				2		ns

The  $\bullet$  denotes the specifications which apply over the full operating temperature range.

**Note 1:** Input offset voltage is defined as the average of the two voltages measured by forcing first one output, then the other to 1.4V. Input offset current is defined in the same way.

Note 3: Propagation delay is measured with the overdrive added to actual  $V_{0S}. \ \mbox{Guaranteed but not tested}.$ 

Note 4: Electrical specifications apply only up to 5.4V.

Note 5: See text for discussion of input voltage range for supplies other than  $\pm$  5V, or + 5V.

Note 2: Input bias current ( $I_B$ ) is defined as the average of the two input currents.

