The specifications for the LTC ${ }^{\circledR} 1090$ CS are identical to those of the LTC1090CN. For complete specifications, typical performance curves and applications information, please see the LTC1090 data sheet.

## PACKAGE/ORDER INFORMATION



For further information regarding this specification notice contact: Linear Technology Corporation 1630 McCarthy Blvd.
Milpitas, California 95035-7417
Attn: Product Marketing Manager
Phone: (408) 432-1900

## Single Chip 10-Bit Data Acquisition System

## features

- Software Programmable Features: Unipolar/Bipolar Conversions 4 Differential/8 Single Ended Inputs MSB or LSB First Data Sequence Variabie Data Word Length
- Built-In Sample and Hold
- Single Supply $5 \mathrm{~V}, 10 \mathrm{~V}$ or $\pm 5 \mathrm{~V}$ Operation
- Direct 4 Wire Interface to Most MPU Serial Ports and Al MPU Parallel Ports
- 30 kHz Maximum Throughput Rate


## K $\mathcal{Y}$ SPECIFICATIONS

- Resolution

10 Bits

- Total Unadjusted Error (LTC1090A) $\pm 1 / 2$ LSB Max
- Conversion Time
- Supply Current
2.5mA Max , 1.0mA Typ


## DESCRIPTION

The LTC1090 is a data acquisition component which contains a serial I/O successive approximation A/D converter. It uses LTCMOS ${ }^{\text {TM }}$ switched capacitor technology to perform either 10-bit unipolar, or 9 -bit plus sign bipolar AID conversions. The 8 -channel input multiplexer can be configured for either single ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single ended input channels.
The serial I/O is designed to be compatible with industry standard full duplex serial interfaces. It allows either MSB or LSB first data and automatically provides 2's complement output coding in the bipolar mode. The output data word can be programmed for a length of $8,10,12$ or 16 bits. This allows easy interface to shift registers and a variety of processors.
The LTC1090A is specified with total unadjusted error (including the effects of offset, linearity and gain errors) less than $\pm 0.5 \mathrm{LSB}$.
The LTC1090 is specified with offset and linearity less than $\pm 0.5$ LSB but with a gain error limit of $\pm 2$ LSB for applications where gain is adjustable or less critical.
LTCMOS is a trademark of Linear Technology Corp.


## ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)


| Analog and Reference |  |
| :---: | :---: |
| Inputs. | . $\mathrm{V}^{-}$) -0.3 V to $\mathrm{Vcc}+0.3 \mathrm{~V}$ |
| Digital Inputs | -0.3 V to 12V |
| Digital Outputs | -0.3 V to $\mathrm{V}_{C C}+0.3 \mathrm{~V}$ |
| Power Dissipation | 500 mW |
| Operating Temperature Range |  |
| LTC1090AC, LTC1090C | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1090AM, LTC1090M. | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering | ec.)............ $300^{\circ} \mathrm{C}$ |

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
| CH1 2 | LTC1090AMJ |
| CH2 ${ }^{2}$ | LTC1090MJ |
| $\mathrm{CH} 3^{4}$ - $17 \mathrm{DIN}_{1 / 2}$ | LTC1090ACJ |
| $\mathrm{CH4} 5$ | LTC1090CJ |
| CH5 5 - $5^{\text {cs }}$ | LTC1090ACN |
| $\mathrm{CH6} 7$ 7 74 REF + | LTC1090CN |
| CH 78 - 13 REF- |  |
| com 9 12 $\mathrm{V}^{\text {- }}$ |  |
| OGND 10 |  |
| $\begin{array}{cc}\text { JPACKAGE } & \text { NPACKAGE } \\ \text { 20LEADCERAMIC DIP } \\ \text { 20-LEAD PLASTICDIP }\end{array}$ |  |

## RECOMmEnDED OPGRATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | LTC1090/LTC1090A |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Positive Supply Voltage | $\mathrm{V}^{-}=0 \mathrm{~V}$ | 4.5 | 10 | V |
| $\mathrm{V}^{-}$ | Negative Supply Voltage | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ | -5.5 | 0 | V |
| $\mathrm{f}_{\text {SCLK }}$ | Shift Clock Frequency | $V_{\text {CC }}=5 \mathrm{~V}$ | 0 | 1.0 | MHz |
| $\mathrm{f}_{\text {ACLK }}$ | A/D Clock Frequency | $V_{C C}=5 \mathrm{~V}$ $25^{\circ} \mathrm{C}$ <br>  $85^{\circ} \mathrm{C}$ <br>  $125^{\circ} \mathrm{C}$ | $\begin{aligned} & 0.01 \\ & 0.05 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | MHz |
| $\mathrm{t}_{\text {cyc }}$ | Total Cycle Time | See Operating Sequence | $\begin{array}{r} 10 \mathrm{SCl} \\ 48 \mathrm{ACl} \\ \hline \end{array}$ |  | Cycles |
| thcos | Hold Time, $\overline{C S}$ Low After Last SCLKI | $V_{\text {CC }}=5 \mathrm{~V}$ | 0 |  | ns |
| $\mathrm{th}_{\text {DI }}$ | Hold Time, $\mathrm{D}_{\mathbb{N}}$ Atter SCLKI | $V_{\text {CC }}=5 \mathrm{~V}$ | 150 |  | ns |
| $\mathrm{t}_{\text {su }} \overline{C S}$ | Setup Time $\overline{\mathrm{CS}}$ ! Before Clocking in First Address Bit (Note 9) | $V_{C C}=5 \mathrm{~V}$ |  |  |  |
| $\mathrm{t}_{\text {sudil }}$ | Setup Time, $\mathrm{D}_{\text {IN }}$ Stable Betore SCLK ${ }^{\text {d }}$ | $V_{\text {CC }}=5 \mathrm{~V}$ | 400 |  | ns |
| $\mathrm{t}_{\text {WHACLK }}$ | ACLK High Time | $V_{\text {CC }}=5 \mathrm{~V}$ | 127 |  | ns |
| $\mathrm{t}_{\text {WLACLK }}$ | ACLK Low Time | $V_{\text {CC }}=5 \mathrm{~V}$ | 200 |  | ns |
| $\mathrm{t}_{\text {whe }} \mathrm{C}_{\text {S }}$ | $\overline{\text { CS }}$ High Time During Conversion | $V_{C C}=5 \mathrm{~V}$ | 44 |  | $\begin{array}{r} \text { ACLK } \\ \text { Cycles } \end{array}$ |



| PARAMETER | CONDITIONS |  | LTC1090A |  | LTC1090 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | TYP | MAX |  |
| Offset Error | (Note 4) | - |  | $\pm 0.5$ |  |  | $\pm 0.5$ | LSB |
| Linearity Error | (Notes 4 and 5) | - |  | $\pm 0.5$ |  |  | $\pm 0.5$ | LSB |
| Gain Error | (Note 4) | - |  | $\pm 0.5$ |  |  | $\pm 2.0$ | LSB |
| Total Unadjusted Error | $\begin{aligned} & V_{\text {REF }}=5.000 \mathrm{~V} \\ & (\text { Notes } 4 \text { and } 6 \text { ) } \end{aligned}$ | - |  | $\pm 0.5$ |  |  |  | LSB |

2
17 MINR


| PARAMETER | CONDITIONS |  | LTC1090A |  |  | LTC1090 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Reference Input Resistance |  |  |  | 10 |  |  | 10 |  | k? |
| Analog and REF Input Range | (Note 7) |  | ( $\mathrm{V}-\mathrm{)}-0.05 \mathrm{~V}$ to $\mathrm{V}_{C C}+0.05 \mathrm{~V}$ |  |  |  |  |  | V |
| On Channel Leakage Current (Note 8 ) | $\begin{aligned} & \text { On Channel }=5 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | - |  |  | 1 |  |  | 1 | ${ }^{\prime} \mathrm{A}$ |
|  | On Channel = OV Off Channel $=5 \mathrm{~V}$ | - |  |  | -1 |  |  | -1 | $\mu \mathrm{A}$ |
| Off Channel Leakage Current (Note 8 ) | On Channel $=5 \mathrm{~V}$ Off Channel $=0 \mathrm{~V}$ | $\bullet$ |  |  | - 1 |  |  | -1 | a |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=5 \mathrm{~V} \\ & \hline \end{aligned}$ | - |  |  | 1 |  |  | 1 | ${ }_{1 .}$ A |

AC CHARACTERISTICS ${ }_{\text {(Nole }}$ )

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1090/LTC1090A |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN TYP | MAX | UNITS |
| ${ }_{\text {tacc }}$ | Delay Time From $\overline{\mathrm{CS}}$ ! to Dout Data Valid | (Note 9) |  | 2 |  | ACLK Cycles |
| $t_{\text {tup. }}$ | Analog Input Sample Time | See Operating Sequence |  | 5 |  | SCLK Cycles |
| tCONV | Conversion Time | See Operating Sequence |  | 44 |  | ACLK Cycles |
| $\mathrm{t}_{\mathrm{d} D 0}$ | Delay Time, SCLKI to Dout Data Valid | See Test Circuits | $\bullet$ | 250 | 450 | ns |
| $\mathrm{t}_{\text {dis }}$ | Delay Time, $\overline{\mathrm{CS}} 1$ to $\mathrm{D}_{\text {Out }} \mathrm{Hi}-\mathrm{Z}$ | See Test Circuits | $\bullet$ | 140 | 300 | ns |
| $\mathrm{t}_{\text {en }}$ | Delay Time, 2nd CLK। to $\mathrm{D}_{\text {OUT }}$ Enabled | See Test Circuits | $\bullet$ | 150 | 400 | ns |
| $\mathrm{thoo}^{\text {a }}$ | Time Output Data Remains Valid After SCLKI |  |  | 50 |  | ns |
| $t_{4}$ | $\mathrm{D}_{\text {OUT }}$ Fall Time | See Test Circuits | $\bullet$ | 90 | 300 | ns |
| t, | Dout Rise Time | See Test Circuits | $\bullet$ | 60 | 300 | ns |
| $\mathrm{C}_{\text {N }}$ | Input Capacitance | Analog Inputs On Channel Off Channel Digital Inputs |  | $\begin{aligned} & 65 \\ & 5 \\ & 5 \end{aligned}$ |  | pF pF pF |

## DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3) $^{3}$



## LTC1090

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired
Note 2: All voltage values are with respect to ground with DGND, AGND and REF ${ }^{-}$wired together (un less otherwise noted).
Note 3: $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}+=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}-=0 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ for unipolar mode and -5 V for bipolar mode, $\mathrm{ACLK}=2.0 \mathrm{MHz}, \mathrm{SCLK}=0.5 \mathrm{MHz}$ unless otherwise specified. The - indicates specs which apply over the full operating temperature range; all other limits and typicals $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span ( $2 V_{\text {REF }}$ ) divided by 1024. For example, when $V_{\text {REF }}=5 \mathrm{~V}, 1 \mathrm{LSB}$ (bipolar) $=2(5 \mathrm{~V}) 1024=9.77 \mathrm{mV}$.
Note 5: Linearity error is specified between the actual end points of the A/D transter curve.
Note 6: Total unadjusted error includes offset, gain, linearity, multiplexer and hold step errors.

Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below $V^{-}$or one diode drop above $V_{C C}$. Be careful during testing at low $V_{C C}$ levels (4.5V), as high level reference or analog inputs ( 5 V ) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full-scale. This spec allows 50 mV forward bias of eithe diode. This means that as long as the reference or analog input does not ex ceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range will therefore require a minimum supply voltage of 4.950 V over initial tolerance, temperature varia tions and loading
Note 8: Channel leakage current is measured after the channel selection Note 9: To minimize errors caused by noise at the chip select input, the in ternal circuitry waits for two ACLK falling edges after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock an address in or data out until the minimum chip select setup time has elapsed

## TEST CIRCUITS

## On and Off Channel Leakage Current



Voltage Waveforms for DOUT Delay Time, $\mathrm{t}_{\mathrm{dDO}}$


Voltage Waveform for Dout Rise and Fall Times, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$


Voltage Waveforms for $t_{\text {en }}$ and $t_{\text {dis }}$


NOTE 1: WAVEFORM 1 IS FGR AN OUTPUT WITH NIERNAL COND TIONS SUCH THAT THE OUTPUT
SF GH UN ESS DISABLEO By THE OUTPUT CONTRCI
NOTE 2. WAVEFORM ? IS FCR AN OUTPUT WITH NTERNAL COND TICNS SUCH THAAT THE CUTPUT IS LOW LNLESS DISAB_EC BY THE CU'PUT CONTROL

## TEST CIRCUITS

Load Circuil for $\mathrm{t}_{\text {dis }}$ and $\mathrm{t}_{\mathrm{en}}$


Load Circuit for $t_{d D O}, t_{r}$, and $t_{f}$

pin functions

| \# | PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1-8 | $\mathrm{CHO}-\mathrm{CH} 7$ | Analog Inputs | The analog inputs must be free of noise with respect to AGND. |
| 9 | COM | Common | The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane. |
| 10 | DGND | Digital Ground | This is the ground for the internal logic. Tie to the ground plane. |
| 11 | AGND | Analog Ground | AGND should be tied directly to the analog ground plane. |
| 12 | $V^{-}$ | Negative Supply | Tie $V^{-}$to most negative potential in the circuit. (Ground in single supply applications.) |
| 13,14 | REF ${ }^{-}$, REF ${ }^{+}$ | Reference Inputs | The reference inputs must be kept free of noise with respect to AGND |
| 15 | $\overline{\mathrm{CS}}$ | Chip Select Input | A logic low on this input enables data transfer. |
| 16 | D OUT | Digital Data Output | The AID conversion result is shifted out of this output. |
| 17 | $\mathrm{D}_{\text {IN }}$ | Data input | The AID configuration word is shifted into this input. |
| 18 | SCLK | Shift Clock | This clock synchronizes the serial data transfer. |
| 19 | ACLK | AID Conversion Clock | This clock controls the A/D conversion process. |
| 20 | $V_{C C}$ | Positive Supply | This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |

## BLOCK DIAGRAM


${ }^{\circ}$







(2)







TYPICAL PERFORMANCE CHARACTERISTICS





0601017

## LTC1090

TYPICAL PGRFORMANCE CHARACTERISTICS




## APPLICATIONS INFORMATION

The LTC1090 is a data acquisition component which contains the following functional blocks:

1. 10-bit successive approximation capacitive A/D converter
2. Analog multiplexer (MUX)
3. Sample and hold (S/H)
4. Synchronous, full duplex serial interface
5. Control and timing logic

## DIGITAL CONSIDERATIONS

## 1. Serial Interface

The LTC1090 communicates with microprocessors and other external circuitry via a synchronous, full duplex, four wire serial interface (see Operating Sequence). The shift clock (SCLK) synchronizes the data transfer with each bit being transmitted on the falling SCLK edge and captured on the rising SCLK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex).

Operating Sequence
(Example: Differential Inputs (CH3-CH2), Bipolar, MSB First and 10-Bit Word Length)


## APPLICATIONS INFORMATION

Data transfer is initiated by a falling chip select ( $\overline{\mathrm{CS}}$ ) signal. After the falling $\overline{C S}$ is recognized, an 8 -bit input word is shifted into the $\mathrm{D}_{\mathrm{IN}}$ input which configures the LTC1090 for the next conversion. Simultaneously, the result of the previous conversion is output on the Dout line. At the end of the data exchange the requested conversion begins and CS should be brought high. After tconv, the conversion is complete and the results will be available on the next data transfer cycle. As shown below, the result of a conversion is delayed by one $\overline{\mathrm{CS}}$ cycle from the input word requesting it.


## 2. Input Data Word

The LTC1090 8-bit input data word is clocked into the $D_{I N}$ input on the first eight rising SCLK edges after chip select is recognized. Further inputs on the $\mathrm{D}_{\mathbb{N}}$ pin are then ig. nored until the next $\overline{\mathrm{CS}}$ cycle. The eight bits of the input word are defined as follows:


## Multiplexer (MUX) Address

The first four bits of the input word assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of Table 1. Note that in differential mode ( $\mathrm{SGL} / \overline{\mathrm{D} \mid F F}=0$ ) measurements are limited to four adjacent input pairs with either polarity. In single ended mode, all input channels are measured with respect to COM. Figure 1 shows some examples of multiplexer assignments.

Table 1. Multiplexer Channel Selection

| MUX ADORESS |  |  | DIFFERENTIAL CHANNEL SELECTION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{\text { SGLI }}{\text { DIFF }}$ | $\begin{aligned} & \text { ODD/ } \\ & \text { SIGN } \end{aligned}$ | $\begin{aligned} & \text { SELECT } \\ & 10 \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 0 | 0 | 00 | + | - |  |  |  |  |  |  |
| 0 | 0 | 01 |  |  | $+$ | - |  |  |  |  |
| 0 | 0 | 10 |  |  |  |  | $+$ | - |  |  |
| 0 | 0 | 11 |  |  |  |  |  |  | $+$ | - |
| 0 | 1 | 00 | - | $+$ |  |  |  |  |  |  |
| 0 | 1 | 0 |  |  | - | + |  |  |  |  |
| 0 | 1 | 10 |  |  |  |  | - | $+$ |  |  |
| 0 | 1 | 11 |  |  |  |  |  |  | - | $+$ |


| MUX ADDRESS |  |  | SINGLE ENDED CHANNEL SELECTION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{\text { SGLI }}{\overline{\mathrm{D} I F F}}$ | $\begin{aligned} & \text { ODD/ } \\ & \text { SIGN } \end{aligned}$ | $\begin{aligned} & \text { SELECT } \\ & 10 \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | COM |
| 1 | 0 | 00 | + |  |  |  |  |  |  |  | - |
| 1 | 0 | 01 |  |  | + |  |  |  |  |  | - |
| 1 | 0 | 10 |  |  |  |  | + |  |  |  | - |
| 1 | 0 | 11 |  |  |  |  |  |  | + |  | - |
| 1 | 1 | 00 |  | + |  |  |  |  |  |  | - |
| 1 | 1 | 01 |  |  |  | + |  |  |  |  | - |
| 1 | 1 | 10 |  |  |  |  |  | + |  |  | - |
| 1 | 1 | 11 |  |  |  |  |  |  |  | + | - |

## LTC1090

## APPLICATIONS INFORMATION



8 Single Ended


Combinations of Differential and Single Ended


Changing the MUX Assignment "On the Fly"


Figure 1. Examples of Multiplexer Options on the LTC1090
UnipolariBipolar (UNI)
The fifth input bit (UNI) determines whether the conversion put voltage. When UNI is a logical zero, a bipolar converwill be unipolar or bipolar. When UNI is a logical one, a sion will result. The input span and code assignment for unipolar conversion will be performed on the selected in- each conversion type are shown in the figures below.

Unipolar Transier Curve (UNI = 1 )


Bipolar Transier Curve (UNI $=0$ )


## APPLICATIONS INFORMATION

Unipolar Output Code ( $\mathrm{UN}=1$ = )

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE <br> $\left(V_{\text {REF }}=5 \mathrm{~V}\right)$ |
| :---: | :---: | :---: |
| 1111111111 | $V_{\text {REF }}-1$ LSB | 4.9951 V |
| 1111111110 | $V_{\text {REF }}-2 L S B$ | 4.9902 V |
| $\vdots$ | $\vdots$ | $\vdots$ |
| 0000000001 | $\vdots$ | $\vdots$ |
| 0000000000 | 1 LSB | 0.0049 V |

Bipolar Output Code ( $\mathrm{UN}=0$ )

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE $\left(V_{\text {REF }}=5 \mathrm{~V}\right)$ |
| :---: | :---: | :---: |
| 0111111111 | $V_{\text {REF }}-1$ LSB | 4.9902 V |
| 0111111110 | $V_{\text {REF }}-2 L S B$ | 4.9805 V |
| - | - | * |
| $\bullet$ | $\bullet$ | - |
| 00000 | S | 0098 |
| 0000000001 | 1LSB | 0.0098 V |
| 0000000000 | OV | OV |
| 1111111111 | - 1LSB | -0.0098V |
| 1111111110 | -2LSB | -0.0195V |
| - | - | - |
| - | - | - |
| - | - | - |
| 1000000001 | $-\left(V_{\text {REF }}\right)+1$ LSB | -4.9902V |
| 1000000000 | $-\left(V_{\text {REF }}\right)$ | $-5.000 \mathrm{~V}$ |

## MSB First/LSB First Format (MSBF)

The output data of the LTC1090 is programmed for MSB first or LSB first sequence using the MSBF bit. For MSB first output data the input word clocked to the LTC1090 should always contain a logical one in the sixth bit location (MSBF bit). Likewise for LSB first output data, the input word clocked to the LTC1090 should always contain a zero in the MSBF bit location. The MSBF bit in a given DIN word will control the order of the next Dout word. The MSBF bit affects only the order of the output data word. The order of the input word is unaffected by this bit.

| MSBF | OUTPUT FORMAT |
| :---: | :---: |
| 0 | LSB First |
| 1 | MSB First |

## Word Length (WL1, WL0)

The last two bits of the input word (WL1 and WLO) program the output data word length of the LTC1090. Word lengths of $8,10,12$ or 16 bits can be selected according to the following table. The WL1 and WLO bits in a given $\mathrm{D}_{\mathrm{N}}$ word
control the length of the present, not the next, Dout word. WL1 and WL0 are never "don't cares" and must be set for the correct Dout word length even when a "dummy" $\mathrm{D}_{\mathrm{N}}$ word is sent. On any transfer cycle, the word length should be made equal to the number of SCLK cycles sent by the MPU.

| WL1 | WLO | OUTPUT WORD LENGTH |
| :---: | :---: | :---: |
| 0 | 0 | 8 Bits |
| 0 | 1 | 10 Bits |
| 1 | 0 | 12 Bits |
| 1 | 1 | 16 Bits |

Figure 2 shows how the data output ( $\mathrm{D}_{\text {Out }}$ ) timing can be controlled with word length selection and MSB/LSB first format selection.

## 3. Deglitcher

A deglitching circuit has been added to the Chip Select input of the LTC1090 to minimize the effects of errors caused by noise on that input. This circuit ignores changes in state on the $\overline{C S}$ input that are shorter in dura. tion than 1 ACLK cycle. After a change of state on the CS input, the LTC 1090 waits for two falling edges of the ACLK before recognizing a valid chip select. One indication of $\overline{\mathrm{CS}}$ low recognition is the Dout line becoming active (leaving the Hi-Z state). Note that the deglitching applies to both the rising and falling $\overline{C S}$ edges.


## APPLICATIONS INFORMATION



10-Bit Word Length



12-Bit Word Length




$$
\begin{aligned}
& \text { in bipolar mode, the sign bit is extended into these locations. }
\end{aligned}
$$

Figure 2. Data Output (Dout) Timing with Different Word Lengths

## LTCl090

## APPLICATIONS INFORMATION

## 4. $\overline{C S}$ Low During Conversion

In the normal mode of operation, $\overline{\mathrm{CS}}$ is brought high during the conversion time (see Figure 3). The serial port ignores any SCLK activity while $\overline{C S}$ is high. The LTC1090 will also operate with $\overline{C S}$ low during the conversion. In this mode, SCLK must remain low during the conversion as shown in Figure 4. After the conversion is complete, the DOUT line
will become active with the first output bit. Then the data transfer can begin as normal.

## 5. Microprocessor Interiaces

The LTC1090 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous


Figure 3. $\overline{\mathrm{CS}}$ High During Conversion


Figure 4. $\overline{\mathrm{CS}}$ Low During Conversion

## APPLICATIONS INFORMATION

serial formats (see Table 2). If an MPU without a serial interface is used, then 4 of the MPU's parallel port lines can be programmed to form the serial link to the LTC1090. Included here are three serial interface examples and one example showing a parallel port programmed to form the serial interface.

Table 2. Microprocessors with Hardware Serial Interfaces Compatible with the LTC1090**

| PART NUMBER |  |
| :--- | :--- |
| Matorola |  |
| MC6805S2, S3 |  |
| MC68HC11 | SPI |
| MC68HC05 | SPI |
| RCA | SPI |
| CDP68HC05 | SPI |
| Hitachi |  |
| HD6305 | SCI Synchronous |
| HD63705 | SCI Synchronous |
| HD6301 | SCI Synchronous |
| HD63701 | SCI Synchronous |
| HD6303 | SCI Synchronous |
| National Semiconductor |  |
| COP400 Family | MICROWIRE |
| COP800 Family | MICROWIREIPLUS $\dagger$ |
| NS8050U | MICROWIREIPLUS |
| HPC16000 Family | MICROWIRE/PLUS |
|  |  |
|  |  |
| Texas Instruments | SMS7002 |
| TMS7042 | Serial Port |
| TMS70C02 | Serial Port |
| TMS70C42 | Serial Port |
| TMS32011* | Serial Port |
| TMS32020* | Serial Port |

*Requires external hardware

* Contact factory for interface information for processors not on this list $\dagger$ MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.


## Serial Port Microprocessors

Most synchronous serial formats contain a shift clock (SCLK) and two data lines, one for transmitting and one for receiving. In most cases data bits are transmitted on the falling edge of the clock (SCLK) and captured on the rising edge. However, serial port formats vary among MPU manufacturers as to the smallest number of bits that can be sent in one group (e.g., 4-bit, 8-bit or 16-bit transfers). They also vary as to the order in which the bits are transmitted (LSB or MSB first). The following examples show how the LTC1090 accommodates these differences.

## National MICROWIRE (COP420)

The COP420 transfers data MSB first and in 4-bit increments (nibbles). This is easily accommodated by setting the LTC1090 to MSB first format and 12-bit word length. The data output word is then received by the COP420 in three 4-bit blocks with the final two unused bits filled with zeroes by the LTC1090.

Hardware and Soflware Interiace to National Semiconductor COP420 Processor


Dout from LTC1090 stored in COP420 RAM

|  | ¢ $\ddagger$ |  |
| :---: | :---: | :---: |
| Location A | B9 B8 B7 B6 | first 4 bits |
| Location A+1 | B5 84 B3 B2 | second 4 bits |
|  | LSB |  |
| Location A+2 | B1 B0 00 | third 4 bits |

$\ddagger B 9$ is MSB in unipolar or sign bit in bipolar

| MNEMONIC | DESCRIPTION |
| :---: | :---: |
| LEI | Enable SIO |
| SC | Set Carry flag |
| OGI | GO is set to 0 (言 goes low) |
| LDD | Load first 4 bits of $\mathrm{D}_{\mathbb{N}}$ to ACC |
| XAS | Swap ACC with SIO reg. Starts SK CIk |
| LDD | Load 2nd 4 bits of $\mathrm{D}_{\mathbb{N}}$ to $A C C$ |
| NOP | Timing |
| XAS | Swap first 4 bits from A/D with ACC. SK continues. |
| XIS | Put first 4 bits in RAM (location A) |
| NOP | Timing |
| XAS | Swap 2nd 4 bits from A/D with ACC. SK continues. |
| XIS | Put 2nd 4 bits in RAM (location $A+1$ ) |
| RC | Clear Carry |
| NOP | Timing |
| XAS | Swap 3rd 4 bits from A/D with ACC. SK off |
| XIS | Put 3rd 4 bits in RAM (location A + 2 ) |
| OGI | G0 is set to 1 ( $\overline{\mathrm{CS}}$ goes high) |
| LEI | Disable SIO |

## APPLICATIONS INFORMATION

## Motorola SPI(MC68HCO5C4)

The MC68HC05C4 transfers data MSB first and in 8-bit in. crements. Programming the LTC1090 for MSB first format and 16 -bit word length allows the 10 -bit data output to be received by the MPU as two 8 -bit bytes with the final 6 unused bits filled with zeroes by the LTC1090.

## Hardware and Soltware Interíace to Motorola MC68HC05C4 Processor



Dout from LTC1090 stored in MC68HC05C4 RAM

| Location A | MSB* |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | B9 B8 B7 B6 B5 B4 B3 B2 |  |  |  |  |  | byte 1 |
|  | LSB |  |  |  |  |  |  |
| Location A+1 | B1 B0 | 0 | 0 |  | 0 |  |  |

*B9 is MSB in unipolar or sign bit in bipolar

| MNEMONIC | DESCRIPTION |
| :---: | :---: |
| BCLR $n$ | C0 is cleared ( $\overline{\mathrm{CS}}$ goes low) |
| LDA | Load $\mathrm{D}_{\text {If }}$ for LTC1090 into ACC |
| STA | Load $\mathrm{D}_{1 \times}$ from ACC to SPl data reg. Start SCK |
| NOP | 8 NOPs for timing |
|  |  |
| LDA | Load contents of SPI status reg. into ACC |
| LDA | Load LTC1090 Dout from SPI data reg. into ACC (byte 1) |
| STA | Load LTC1090 Dout into RAM (location A) |
| STA | Start next SPI cycle |
|  |  |
| NOP | 6 NOPs for timing |
| BSET $n$ | CO is set ( $\overline{\mathrm{CS}}$ goes high) |
| LDA | Load contents of SP/ status reg. into ACC |
| LDA | Load LTC1090 out $^{\text {from SPI data reg. into ACC (byte 2) }}$ |
| STA | Load LTC1090 ${ }_{\text {out }}$ into RAM (location $\left.A+1\right)$ |

## Hitachi Synchronous SCI(HD63705)

The HD63705 transfers serial data in 8-bit increments, LSB first. To accommodate this, the LTC1090 is programmed for 16 -bit word length and LSB first format. The 10 -bit output data is received by the processor as two 8 -bit bytes, LSB first. The LTC1090 fills the final 6 unused bits (after the MSB) with zeroes in unipolar mode and with the sign bit in bipolar mode.

## Hardware and Software Interface to Hitachi HD63705 Processor



Dout from LTC1090 stored in HD63705 RAM
LSB

| Location A | B7 B6 B5 B4 B3 B2 B1 B0 | byte 1 |
| :--- | :--- | :--- |
| Location A +1 | Sign | $\begin{array}{l}\text { B9 B9 B9 B9 B9 B9 B9 B8 } \\ \end{array}$ |
|  | byte 2 |  |

## LSB



| MNEMONIC | DESCRIPTION |
| :---: | :---: |
| LDA | Load $\mathrm{D}_{11}$, word for LTC1090 into ACC from RAM |
| BCLR $n$ | C0 cleared (CS goes low) |
| STA | Load $D_{\mathbb{N}}$ word for LTC1090 into SCI data reg from ACC and start clocking data (LSB first) |
| $\dagger$ |  |
| NOP | 6 NOPs for timing |
| ! |  |
| LDA | Load contents of SCl data reg into ACC (byte 1) Start next SCl cycle |
| STA | Load LTC1090 D ${ }_{\text {OU }}$ word into RAM (Location A) |
| NOP | Timing |
| BSET $n$ | C0 set ( $\overline{\mathrm{CS}}$ goes high). |
| LDA | Load contents of SCI data reg into ACC (byte 2) |
| STA | Load LTC1090 D ${ }_{\text {OUT }}$ word into RAM (Location $A+1$ ) |

## LTC1090

## APPLICATIONS INFORMATION

## Parallel Port Microprocessors

When interfacing the LTC1090 to an MPU which has a parallel port, the serial signals are created on the port with software. Three MPU port lines are programmed to create the $\overline{C S}$, SCLK and DIN $_{\text {I }}$ signals for the LTC1090. A fourth port line reads the Dout line. An example is made of the Intel 8051/8052/80C252 family.

## Intel 8051

To interface to the 8051, the LTC1090 is programmed for MSB first format and 10 -bit word length. The 8051 generates $\overline{C S}$, SCLK and $\mathrm{D}_{\mathrm{N}}$ on three port lines and reads Dout on the fourth.

Hardware and Software Interface to Intel 8051 Processor


DOUT from LTC1090 stored in 8051 RAM

R2
MSB*

R3

*B9 is MSB in unipolar or sign bit in bipolar

8051 Code

| MNEMONIC |  | DESCRIPTION |
| :---: | :---: | :---: |
| CONTINUE: | MOV P1,\#02H | Initialize port 1 (bit 1 is made an input) |
|  | CLR P1.3 | SCLK goes low |
|  | SETB P1.4 | $\overline{\mathrm{CS}}$ goes high |
|  | MOV A,\#ODH | $\mathrm{D}_{\mathrm{N}}$ word for the LTC1090 is placed in ACC. |
|  | CLR P1.4 | CS goes low |
|  | MOV R4,\#08 | Load counter |
|  | NOP | Delay for deglitcher |
| LOOP: | MOV C, P1.1 | Read data bit into carry |
|  | RLCA | Rotate data bit into ACC |
|  | MOV P1.2, C | Output $\mathrm{D}_{\text {N }}$ bit to LTC1090 |
|  | SETB P1.3 | SCLK goes high |
|  | CLR P1.3 | SCLK goes low |
|  | DJNZ R4, LOOP | Next bit |
|  | MOV R2, A | Store MSBs in R2 |
|  | MOVC. P1. 1 | Read data bit into carry |
|  | CLRA | Clear ACC |
|  | RLCA | Rotate data bit into ACC |
|  | SETB P1.3 | SCLK goes high |
|  | CLR P1.3 | SCLK goes low |
|  | MOVC, P1.1 | Read data bit into carry |
|  | RRCA | Rotate right into ACC |
|  | RRCA | Rotate right into ACC |
|  | MOV R3, A | Store LSBs in R3 |
|  | SETB P1.3 | SCLK goes high |
|  | CLR P1,3 | SCLK goes low |
|  | SETB P1.4 | $\overline{\text { CS goes high }}$ |
|  | MOV R5,\#07H | Load counter |
| DELAY: | DJNZ R5, DELAY | Delay for LTC1090 to perform conversion |
|  | AJMP CONTINUE | Repeat program |

## 6. Sharing the Serial Interface

The LTC1090 can share the same 3 wire serial interface with other peripheral components or other LTC1090s (see Figure 5). In this case, the CS signals decide which LTC1090 is being addressed by the MPU.


Figure 5. Several LTC1090s Sharing One 3 Wire Serial Interface

## APPLICATIONS INFORMATION

## ANALOG CONSIDERATIONS

## 1. Grounding

The LTC1090 should be used with an analog ground plane and single point grounding techniques.
Pin 11 (AGND) should be tied directly to this ground plane.
Pin 10 (DGND) can also be tied directly to this ground plane because minimal digital noise is generated within the chip itself.

Pin $20\left(V_{C C}\right)$ should be bypassed to the ground plane with a $4.7 \mu \mathrm{~F}$ tantalum with leads as short as possible. Pin $12\left(\mathrm{~V}^{-}\right)$ should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic disk. For single supply applications, $\mathrm{V}^{-}$can be tied to the ground plane.

It is also recommended that pin 13 (REF ${ }^{-}$) and pin 9 (COM) be tied directly to the ground plane. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.
Figure 6 shows an example of an ideal ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.

## 2. Bypassing

For good performance, $V_{C C}$ must be free of noise and ripple. Any changes in the $V_{c c}$ voltage with respect to analog ground during a conversion cycle can induce errors or noise in the output code. $V_{C C}$ noise and ripple can be kept below 1 mV by bypassing the $V_{C C}$ pin directly to the analog ground plane with a $4.7 \mu \mathrm{~F}$ tantalum with leads as short as possible. Figures 7 and 8 show the effects of good and poor VCC bypassing.

## 3. Analog Inputs

Because of the capacitive redistribution $A / D$ conversion techniques used, the analog inputs of the LTC1090 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem.


Figure 6. Example Ground Plane for the LTC1090


HORIZONTAL: $10 \mu \mathrm{~S} / \mathrm{DIV}$
Figure 7. Poor VCC Bypassing. Noise and Ripple can Cause A/D Errors


HORIZONTAL: $10 \mu \mathrm{M} / \mathrm{DIV}$
Figure 8. Good VCC Bypassing Keeps Noise and Ripple on $V_{c c}$ Below 1 mV

## APPLICATIONS INFORMATION

However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

## Source Resislance

The analog inputs of the LTC1090 look like a 60pF capacitor $\left(\mathrm{C}_{\mathrm{iN}}\right)$ is series with a $500 \Omega$ resistor ( $\mathrm{RON}_{\mathrm{N}}$ ) as shown in Figure 9. $\mathrm{C}_{\mathrm{N}}$ gets switched between the selected " + " and "-" inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allowed time.


Figure 9. Analog Input Equivalent Circuit
" + "Input Settling
This input capacitor is switched onto the " + " input during the sample phase (tsMPL, see Figure 10). The sample phase starts at the 4th SCLK cycle and lasts until the falling edge of the last SCLK (the 8th, 10th, 12th or 16th SCLK cycle depending on the selected word length). The voltage on the " + " input must settle completely within this sample time. Minimizing Rsource $^{+}$and C 1 will improve the input settling time. If large "+" input source resistance must be used, the sample time can be increased by using a slower SCLK frequency or selecting a longer word length. With the minimum possible sample time of $4 \mu \mathrm{~s}$, $\mathrm{RSOURCE}^{+}<2 \mathrm{k}$ and $\mathrm{C1}<20 \mathrm{pF}$ will provide adequate settling.

## "-" Input Settling

At the end of the sample phase the input capacitor switches to the " - " input and the conversion starts (see Figure 10). During the conversion, the " + " input voltage is effectively "held" by the sample and hold and will not affect the conversion result. However, it is critical that the " - " input voltage be free of noise and settle completely during the first four ACLK cycles of the conversion time. Minimizing Rsource ${ }^{-}$and C2 will improve settling time. If large " -" input source resistance must be used, the time allowed for settling can be extended by using a slower ACLK frequency. At the maximum ACLK rate of 2 MHz , RSOURCE $^{-}<1 \mathrm{k} \Omega$ and $\mathrm{C} 2<20 \mathrm{pF}$ will provide adequate settling.


Figure 10. "+" and " - "Input Settling Windows

## APPLICATIONS INFORMATION

## Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 10). Again, the " + " and " - " input sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle well even with the minimum settling windows of $4 \mu \mathrm{~S}$ (" + " input) and $2 \mu \mathrm{~s}$ ("-" input) which occur at the maximum clock rates ( $\mathrm{ACLK}=2 \mathrm{MHz}$ and $\operatorname{SCLK}=1 \mathrm{MHz}$ ). Figures 11 and 12 show examples of adequate and poor op amp settling.


Figure 11. Adequate Settling of Op Amp Driving Analog Input


Figure 12. Poor Op Amp Settling can Cause A/D Errors

## RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 13 . For large values of $C_{F}(e . g ., 1 \mu F$ ), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the $D C$ current is approximately $I_{D C}=60 \mathrm{FF} \times V_{\mathbb{N}} / t \mathrm{CYC}$ and is roughly propor. tional to $V_{\mathbb{N}}$. When running at the minimum cycle time of $33_{\mu} s$, the input current equals $9_{\mu} A$ at $V_{I N}=5 V$. In this case, a filter resistor of $50 \Omega$ will cause 0.1 LSB of full-scale error. If a larger filter resistor must be used, errors can be elim-
inated by increasing the cycle time as shown in the typical curve of Maximum Filter Resistor vs Cycle Time.


Figure 13. RC Input Filtering
Input Leakage Current
Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of $1 \mu \mathrm{~A}$ (at $125^{\circ} \mathrm{C}$ ) flowing through a source resistance of 1 kl will cause a voltage drop of 1 mV or 0.2 LSB . This error will be much reduced at lower temperatures because leakage drops rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

## Noise Coupling into Inputs

High source resistance input signals ( $>500 \Omega$ ) are more sensitive to coupling from external sources. It is preferable to use channels near the center of the package (i.e., $\mathrm{CH} 2-\mathrm{CH} 7$ ) for signals which have the highest output resistance because they are essentially shielded by the pins on the package ends ( DGND and CH ). Grounding any unused inputs (especially the end pin, CH ) will also reduce outside coupling into high source resistances.

## 4. Sample and Hold

## Single Ended Inputs

The LTC1090 provides a built-in sample and hold (S\&H) function for all signals acquired in the single ended mode (COM pin grounded). This sample and hold allows the LTC1090 to convert rapidly varying signals (see typical curve of S\&H Acquisition Time vs Source Resistance). The input voltage is sampled during the tSMPL time as shown in Figure 10. The sampling interval begins after the fourth MUX address bit is shifted in and continues during the remainder of the data transfer. On the falling edge of the

## LTC1090

## APPLICATIONS INFORMATION

final SCLK, the S\&H goes into hold mode and the conversion begins. The voltage will be held on either the 8th, 10th, 12th or 16th falling edge of the SCLK depending on the word length selected.

## Diflerential Inputs

With differential inputs or when the COM pin is not tied to ground, the A/D no longer converts just a single voltage but rather the difference between two voltages. In these cases, the voltage on the selected "+" input is still sampled and held and therefore may be rapidly time varying just as in single ended mode. However, the voltage on the selected " - " input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 44 ACLK cycles. Therefore, a change in the " - "input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the " - " input this error would be:

$$
V_{\text {ERROR }(M A X)}=V_{\text {PEAK }} \times 2 \times \pi \times f\left({ }^{\prime}-{ }^{\prime \prime}\right) \times 44 / / f_{A C L K}
$$

Where $f($ " - ") is the frequency of the " - " input voltage, $V_{\text {PEAK }}$ is its peak amplitude and $f_{A C L K}$ is the frequency of the ACLK. In most cases $V_{\text {ERROR }}$ will not be significant. For a 60 Hz signal on the " - " input to generate a $1 / 4$ LSB error $(1.25 \mathrm{mV})$ with the converter running at $\mathrm{ACLK}=2 \mathrm{MHz}$, its peak value would have to be 150 mV .

## 5. Reference Inputs

The voltage between the reference inputs of the LTC1090 defines the voltage span of the $A / D$ converter. The reference inputs look primarily like a $10 \mathrm{k} \Omega$ resistor but will have transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 14). During each bit test of the conversion (every 4 ACLK cycles), a capacitive current spike will be generated on the reference pins by the A/D. These current spikes settle quickly and do not cause a problem. However, if slow settiing circuitry is used to drive the reference inputs, care must be taken to insure that transients caused by these current spikes settle completely during each bit test of the conversion.
When driving the reference inputs, three things should be kept in mind:

1. The source resistance (Rout) driving the reference inputs should be low (less than 12) to prevent DC drops caused by the 1 mA maximum reference current (I IREF).
2. Transients on the reference inputs caused by the capacitive switching currents must settle completely during each bit test (each 4 ACLK cycles). Figures 15 and 16 show examples of both adequate and poor settling. Using a slower ACLK will allow more time for the reference to settle. However, even at the maximum ACLK rate of 2 MHz most references and op amps can be made to settle within the $2 \mu \mathrm{~s}$ bit time.
3. It is recommended that the REF- input be tied directly to the analog ground plane. If REF- is biased at a voltage other than ground, the voltage must not change during a conversion cycle. This voltage must also be free of noise and ripple with respect to analog ground.


Figure 14. Reference Input Equivalent Circuit


Figure 15. Adequate Reference Settling


Figure 16. Poor Reference Settling Can Cause A/D Errors

## APPLICATIONS INFORMATION

## 6. Reduced Reference Operation

The effective resolution of the LTC1090 can be increased by reducing the input span of the converter. The LTC1090 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Linearity and Gain Error vs Reference Voltage). However, care must be taken when operating at low values of $V_{\text {REF }}$ because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low $\mathrm{V}_{\text {REF }}$ values.

1. Conversion speed (ACLK frequency)
2. Offset
3. Noise

## Conversion Speed with Reduced VREF

With reduced reference voltages, the LSB step size is reduced and the LTC1090 internal comparator overdrive is reduced. With less overdrive, more time is required to perform a conversion. Therefore, the maximum ACLK frequency should be reduced when low values of $V_{\text {REF }}$ are used. This is shown in the typical curve of Maximum Conversion Clock Rate vs Reference Voltage.

## Offset with Reduced VREF

The offset of the LTC1090 has a larger effect on the output code when the ADD is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of $V_{0 s}$. For example, a Vos of 0.5 mV which is 0.1 LSB with a 5 V reference be-
comes 0.5 LSB with a 1 V reference and 2.5 LSBs with a 0.2 V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the " - "input to the LTC1090.

## Noise with Reduced VREF

The total input referred noise of the LTC1090 can be reduced to approximately $200 \mu \mathrm{~V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5 V reference but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200 \mu \mathrm{~V}$ of noise.
For operation with a 5 V reference, the $200 \mu \mathrm{~V}$ noise is only 0.04 LSB peak-to-peak. In this case, the LTC1090 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1 V reference, this same $200 \mu \mathrm{~V}$ noise is 0.2 LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.2 LSB . If the reference is further reduced to 200 mV , the $200 \mu \mathrm{~V}$ noise becomes equal to one LSB and a stable code may be difficult to achieve. In this case averaging readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on $V_{C C}, V_{R E F}, V_{\mathbb{I N}}$ or $\mathrm{V}^{-}$) will add to the internal noise. The lower the reference voltage to be used, the more critical it becomes to have a clean, noise-free setup.

## TYPICAL APPLICATIONS

## A "Quick Look" Circuit for the LTC1090

Users can get a quick look at the function and timing of the LTC1090 by using the following simple circuit. REF ${ }^{+}$ and $D_{\mathbb{N}}$ are tied to $V_{C C}$ selecting a 5 V input span, CH 7 as a single ended input, unipolar mode, MSB first format and 16-bit word length. ACLK and SCLK are tied together and
driven by an external clock. CS is driven at $1 / 64$ the clock rate by the CD4520 and Dout outputs the data. All other pins are tied to a ground plane. The output data from the Dout pin can be viewed on an oscilloscope which is set up to trigger on the falling edge of $\overline{C S}$.

## LTC1090

## TYPICAL APPLICATIONS

Scope Trace of LTC1090 "Quick Look" Circuit Showing AID Output of 0101010101 (155HEX)


VERTICAL 2V/DIV
HORIZONTAL: $2 \mu 5 /$ DIV

## SNEAK-A.BIT ${ }^{\text {TM }}$

The LTC1090's unique ability to software select the polarity of the differential inputs and the output word length is used to achieve one more bit of resolution. Using the circuit below with two conversions and some software, a 2 's complement 10 -bit + sign word is returned to memory inside the MPU. The MC68HC05C4 was chosen as an example; however, any processor could be used.

Two 10-bit unipolar conversions are performed: the first over a 0 to 5 V span and the second over a 0 to -5 V span (by reversing the polarity of the inputs). The sign of the input is determined by which of the two spans contained it. Then the resulting number (ranging from -1023 to +1023 decimal) is converted to 2 's complement notation and stored in RAM.

SNEAK.A.BIT Circuit


SNEAK-A.BIT is a trademark of Linear Technology Corp.

## TYPICAL APPLICATIONS

SNEAK-ABBIT


SNEAK.A.BIT Code
Dout from LTC1090 in MC68HC05C4 RAM

| Location \$77 | Sign |  |
| :---: | :---: | :---: |
|  | B10 B9 B8 | B6 B5 B4 B3 |
|  | LSB |  |
| Location \$87 | B2 B1 B0 | filled with 0s |

DIN words for LTC1090


Sneak-A-Bit Code for the LTC1090 Using the MC68HC05C4

| MNEMONIC |  | DESCRIPTION |
| :---: | :---: | :---: |
| LDA | \#\$50 | Configuration data for SPCR |
| STA | \$0A | Load configuration data into \$0A |
| LDA | \#\$FF | Configuration data for port CDDR |
| STA | \$06 | Load configuration data into port C DDR |
| BSET | 0, \$02 | Make sure CS is high |
|  | READ -1+ | Dummy read configures LTC1090 for next read |
| JSR | READ + $1-$ | Read CH 6 with respect to CH 7 |
| JSR | READ - $1+$ | Read CH 7 with respect to CH 6 |
| JSR | CHK SIGN | Determines which reading has valid data, converts to 2's complement and stores in RAM |

Sneak•A•Bit Code for the LTC1090 Using the MC68HCO5C4

| MNEMONIC |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| READ - + + | LDA | \#\$3F | Load $\mathrm{D}_{\mathbb{N}}$ word for LTC1090 into ACC |
|  | JSR | TRANSFER | Read LTC1090 routine |
|  | LDA | \$60 | Load MSBs from LTC1090 into ACC |
|  | STA | \$71 | Store MSBs in \$71 |
|  | LDA | \$61 | Load LSBs from LTC1090 into ACC |
|  | STA | \$72 | Store LSBs in \$ 72 |
|  | RTS |  | Return |
| READ +i-: | LDA | \#87F | Load $\mathrm{D}_{\text {N }}$ word for LTC1090 into ACC |
|  | JSR | TRANSFER | Read LTC1090 routine |
|  | LDA | \$60 | Load MSBs from LTC1090 into ACC |
|  | STA | \$73 | Store MSBs in \$73 |
|  | LDA | \$61 | Load LSBs from LTC1090 into ACC |
|  | STA | \$74 | Store LSBs in \$74 |
|  | RTS |  | Return |
| TRANSFER: | BCLR | 0.802 | $\overline{\text { CS goes low }}$ |
|  | STA | \$0C | Load DiN into SPI. Start transfer |
| LOOP 1: | TST | \$0B | Test status of SPIF |
|  | BPL | LOOP 1 | Loop to previous instruction if not done |
|  | LDA | \$0C | Load contents of SPI data reg into ACC |
|  | STA | \$0C | Start next cycle |
|  | STA | \$60 | Store MSBs in \$60 |
| LOOP 2: | TST | \$0B | Test status of SPIF |
|  | BPL | LOOP 2 | Loop to previous instruction if not done |
|  | BSET | 0, \$02 | $\overline{\text { CS }}$ goes high |
|  | LDA | \$0C | Load contents of SPI data reg into ACC |
|  | STA | \$61 | Store LSBs in \$61 |
|  | RTS |  | Return |
| CHK SIGN: | LDA | \$73 | Load MSBs of +1 - read into ACC |
|  | ORA | \$74 | Or ACC (MSBs) with LSBs of $+1-$ read |
|  | BEQ | MINUS | If result is 0 goto minus |
|  | CLC |  | Clear carry |
|  | ROR | $\$ 73$ | Rotate right \$73 through carry |
|  | ROR | \$74 | Rotate right \$74 through carry |
|  | LDA | \$73 | Load MSBS of +1 - read into ACC |
|  | STA | $\$ 77$ | Store MSBs in RAM location $\$ 77$ |
|  | LDA | \$74 | Load LSBs of +1- read into ACC |
|  | STA | \$87 | Store LSBs in RAM location $\$ 87$ |
|  | BRA | END | Goto end of routine |
| MINUS: | CLC |  | Clear carry |
|  | ROR | \$71 | Shift MSBs of $-1+$ read right |
|  | ROR | \$72 | Shift LSBS of -1+ read right |
|  | COM | \$71 | 1's complement of MSB |
|  | COM | \$72 | 1's complement of LSBs |
|  | LDA | \$72 | Load LSBs into ACC |
|  | ADD | \$801 | Add 1 to LSBs |
|  | STA | \$72 | Store ACC in $\$ 72$ |
|  | CLRA |  | Clear ACC |
|  | ADC | \$71 | Add with carry to MSBs. Result in ACC |
|  | STA | 871 | Store ACC in \$71 |
|  | STA | \$77 | Store MSBs in RAM location $\$ 77$ |
|  | LDA | \$72 | Loac LSBs in ACC |
|  | STA | \$87 | Store LSBs in RAM location \$87 |
| END: | RTS |  | Return |

PACKACE DESCRIPTIOn Dimensions in inches (millimeters) unless otherwise noted.
J Package
20-Lead Ceramic DIP


N Package
20.Lead Molded DIP


The specifications for the LTC ${ }^{\circledR} 1090$ CS are identical to those of the LTC1090CN. For complete specifications, typical performance curves and applications information, please see the LTC1090 data sheet.

$$
\overline{\boldsymbol{\sigma} . ~ L T C ~ a r:: ~ L T ~ a r e ~ r e g l s t e r e d ~ t r a d e m a r k s ~ o f ~ L i n e a r ~ T e c h n o l o g y ~ C o r p o r a t i o n . ~}
$$

## PACKAGE/ORDER INFORMATION



| For further information regarding this specification notice contact: | Linear Technology Corporation |
| :--- | :--- |
|  | 1630 McCarthy Blvd. |
|  | Milpitas, California $95035-7417$ |
|  | Attn: Product Marketing Manager |
|  | Phone: (408) 432-1900 |

