



LV2151V

2.0 GHz PLL Frequency Synthesizer IC

Preliminary

Overview

The SANYO LV2151V is a 2.0 GHz PLL frequency synthesizer IC that features low-voltage operation and low current drain and is suitable for CATV, DAB, and mobile phone systems.


Features

- A wide range of operating frequency from 0.2 to 2.0 GHz
- I²C bus/ 3-wire bus selective. (For I²C bus WRITE mode only)
- Includes three ports for band switch
- Includes unlock detect indicator.
- Battery saving mode
- 2.7V to 3.5 V operation
- Small package 20-pin SSOP (Lead pitch 0.65mm)


Package Dimensions

unit: mm

3179A-SSOP20



Pin Assignment



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Business Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LV2151V

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Pin	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max	V _{CC} , VCP		4.5	V
Maximum input voltage	V _{in} max	SCL(CL), SDA(DI) CE, PS, RST, BUSSW		-0.3 to V _{CC} + 0.3	V
Maximum output voltage	V _{out} max	LD, PORT1 to 3, SDA(DI)		-0.3 to V _{CC} + 0.3	V
Maximum output current1	I _{OUT} max1	PORT1 to 3, SDA(DI)		4	mA
Maximum output current2	I _{OUT} max2	LD		0.7	mA
Allowable power dissipation	Pd max		Ta ≤ 85°C	50	mW
Operating temperature	T _{opr}			-30 to +85	°C
Storage temperature	T _{stg}			-50 to +125	°C

Operating Conditions at Ta = 25°C

Parameter	Symbol	Pin	Ratings			Unit
			min	typ	max	
Recommended power supply voltage	V _{CC}	V _{CC} , VCP		3.0		V
Operating voltage range	V _{CCOP}	V _{CC} , VCP	2.7		3.5	V

Allowable Operating Ranges at Ta = -30 to +85°C

Parameter	Symbol	Pin	Conditions	Ratings			Unit
				min	typ	max	
Supply voltage	V _{CC}	V _{CC} , VCP		2.7		3.5	V
High-level input voltage	V _{IH}	SCL(CL), SDA(DI), CE, PS, RST, BUSSW		V _{CC} *0.7		V _{CC}	V
Low-level input voltage	V _{IL}	SCL(CL), SDA(DI), CE, PS, RST, BUSSW		0		0.6	V
Input frequency	fin(1)	XIN	AC Coupled	4		22	MHz
	fin(2)	PI	*	0.2		2.0	GHz
Input amplitude	Vin(1)	XIN	AC Coupled	-12		10	dBm
	Vin(2)	PI	*	-12		0	dBm
Guaranteed crystal oscillation	Xtal	XIN, XOUT		4		22	MHz

Note: *50 Ω terminate (0 dBm = 0.224 Vrms)

Electrical Characteristics at Ta = 25°C, V_{CC} = 3.0 V

Parameter	Symbol	Pin	Conditions	Ratings			Unit
				min	typ	max	
Low-level output voltage1	V _{OL1}	LD	I _O = 0.5 mA			0.4	V
Low-level output voltage2	V _{OL2}	SDA(DI), PORT1 to 3	I _O = 3.0 mA			0.4	V
Output off leak current	I _{OFF}	LD, PORT1 to 3	V _O = 3.0 V			1	μA
CP Output off leak current	I _{OFFCP}	CP	V _O = 1.5 V			100	nA
CP output current	I _{cp}	CP	V _O = 1.5 V		±6.5		mA
High-level input current1	I _{H1}	SCL(CL), SDA(DI), CE, PS, RST, BUSSW	V _i = 3.0 V			5	μA
High-level input current2	I _{H2}	XIN			3		μA
Low-level input current1	I _{L1}	SCL(CL), SDA(DI), CE, PS, RST, BUSSW	V _i = 0 V			5	μA
Low-level input current2	I _{L2}	XIN			3		μA
Supply current	I _{cco}	V _{CC} + VCP	*1		7.0		mA
Standby current	I _{sb}	No signal input	Power saving mode		0.4		mA

Note: *PI = 2000 MHz, V_{pi} = 0 dBm, RI = 19.2 MHz, V_{ri} = 0 dBm
Other input pins = 0 V, I/O pins = open, CP off, output pins = high


LV2151V

Pin Descriptions

Pin	Symbol	I/O	Description
1 20	XIN XOUT	CMOS input	Crystal oscillator connection pins.
2	PS	CMOS input with a pull-down resistor built in.	Power saving switch. "Open or Low": Power saving mode "High": Active mode
3	V _{SS}		Ground pin for logic system
4	CP-GND		Ground pin for charge pump. (Fixed current output)
5	CP	BIP output	Charge pump output. (Fixed current output)
6	VCP		V _{CC} supply for charge pump.
7	V _{CC}		V _{CC} supply. (Except charge pump circuit)
8	GND		Ground pin for RF block.
9	RST	CMOS input with a pull-up resistor built in.	Reset pin for I ² C bus. Connect capacitor to GND. "Open or High" Release "Low" Reset
10	PI	Bipolar input	Comparator signal input. VCO output must be AC coupled to input.
11	BUSSW	CMOS input with a pull-up resistor built in.	Serial data select input. "Open or High" I ² C bus "Low" 3-wire bus
12 13 14	SCL(CL) SDA(DI) CE	CMOS input	Data input pins CE is used as an address selector pin if I ² C bus is used.
15	LD		PLL unlock detector output pin.
16 17 18	PORT1 PORT2 PORT3	NPN transistor open collector output	Output port pins for band switch.
19	BUF	Bipolar output	Buffer output pin for crystal oscillator.


Data Format

(1) 3-Wire Bus (BUSSW pin set low.)




1. Programmable Counter and Test Mode

ADD latch address data must be set to 1.




2. Reference Counter and Other Control

ADD latch address data must be set to 0



Serial Data Timing



Serial Data Description

(1) Programmable Counter and Test Mode

Bit “ADD(Latch Address Data)” = 1

(MSB)																	(LSB)		
ADD	TS1	TS0	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0

1. Programmable Counter

Bits P0 to P16 determine programmable divider ratios. Binary value with P0 as the LSB.

The division ratio can be set in the range of 4032 to 131071.

Ex. Settable division ratio factor is 8192

ADD	TS1	TS0	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

2. Test Mode

TS0 and TS1 are testing bits. These bits must normally be set to 0.

(2) Reference Counter and Other Control

ADD is the latch address bit. This bit must be set to 0.

(MSB)																	(LSB)		
ADD	CPD	ULD	UE1	UE0	PORT ₃	PORT ₂	PORT ₁	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0

1. Reference Counter

Bits R0 to R11 determine programmable divider ratios. Binary value with R0 as the LSB.

The division ratio can be set in the range of 20 to 4095.

Ex. Settable division ratio factor is 2048 (“*” = Don’t care)

ADD	CPD	ULD	UE1	UE0	PORT ₃	PORT ₂	PORT ₁	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
0	*	*	*	*	*	*	*	1	0	0	0	0	0	0	0	0	0	0	0

2. Phase Comparator Output Control

Bit CPD is phase comparator polarity switching data.

CPD	Phase comparator polarity
0	(1) Shown Fig.1
1	(2) Shown Fig.1




Fig.1

3. Unlock Detection Control


ULD is used to control the signal length which determines whether or not the PLL is locked. PLL is determined as unlocked if a phase error signal longer than that in the table below is detected.

ULD	Thresholds	fXIN = 10.24 MHz
0	±4/fXIN	390 ns
1	±8/fXIN	780 ns

4. Unlock Output Signal Extension Control

UE0 and UE1 are used to control the extension of LD signal detected in the unlock detector circuit.

UE1	UE0	Extension Time	fref = 50 k
0	0	$4 \cdot (1/fref)$	80 μ s
0	1	$8 \cdot (1/fref)$	160 μ s
1	0	$16 \cdot (1/fref)$	320 μ s
1	1	$32 \cdot (1/fref)$	640 μ s




5. Band Switching Output Ports

PORT1 to PORT3 are used to switch the outputs for pin16 to pin18, respectively. The pins go to high when the data is set to 0, and go to low when set to 1.

PORT*	Output
0	High
1	Low


LV2151V

LV2151V Evaluation Circuit



Unit (resistance: Ω, capacitance:F)

Block Diagram



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1999. Specifications and information herein are subject to change without notice.