


HC4518 DUAL DECADE COUNTER HC4520 DUAL 4 BIT BINARY COUNTER

- **LOW POWER DISSIPATION**
 $I_{CC} = 4 \mu\text{A (MAX.)}$ at $T_A = 25^\circ\text{C}$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- **OUTPUT DRIVE CAPABILITY**
 10 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = I_{OL} = 4 \text{ mA (MIN.)}$
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**
 V_{CC} (OPR) = 2V to 6V
- **PIN AND FUNCTION COMPATIBLE**
 WITH 4520B/4518B



DESCRIPTION



The M54/74HC4518/4520 are a high speed CMOS DUAL 4 BIT BINARY COUNTERS fabricated in silicon gate C²MOS technology. They have the same high speed performance of LSTTL combined with true CMOS low power consumption.

They consists of two identical internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable Clock and ENABLE inputs for incrementing on either the positive-going or negative-going transition.

For single-unit operation the ENABLE input is maintained «high» and the counter advances on each positive-going transition of the CLOCK. The counters are cleared by high levels on their clear lines. The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the clock input of the latter is held permanently low.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTIONS (top view)



NC =
No Internal
Connection

TRUTH TABLE

CLOCK	INPUTS		FUNCTION
	ENABLE	CLEAR	
\uparrow	H	L	INCREMENT COUNTER
L	\downarrow	L	INCREMENT COUNTER
\downarrow	X	L	NO CHANGE
X	\uparrow	L	NO CHANGE
\uparrow	L	L	NO CHANGE
H	\downarrow	L	NO CHANGE
X	X	H	Q0 THRU Q3 = L

X: DON'T CARE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to 7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	-65 to 150	$^{\circ}C$


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: $\cong 65^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: $65^{\circ}C$ to $85^{\circ}C$


RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature	74HC Series 54HC Series	$^{\circ}C$
t_r, t_f	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns


LOGIC DIAGRAM (1/2 HC4518)




LOGIC DIAGRAM (1/2 HC4520)



TIMING CHART (HC4518)



TIMING CHART (HC4520)



DC SPECIFICATIONS

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V_{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V	
V_{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V	
V_{OH}	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V_{IN}	I_{OH}	1.9	2.0	—	1.9	—	1.9	—	V
			V_{IH} or V_{IL}		$-20\ \mu\text{A}$	4.4	4.5	—	4.4	—	4.4	
				$-4.0\ \text{mA}$	4.18	4.31	—	4.13	—	4.10	—	
				$-5.2\ \text{mA}$	5.68	5.8	—	5.63	—	5.60	—	
V_{OL}	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V_{IH} or V_{IL}	$20\ \mu\text{A}$	—	0	0.1	—	0.1	—	0.1	V
					—	0	0.1	—	0.1	—	0.1	
				$4.0\ \text{mA}$	—	0.17	0.26	—	0.33	—	0.40	
				$5.2\ \text{mA}$	—	0.18	0.26	—	0.33	—	0.40	
I_{IN}	Input Leakage Current	6.0	$V_{IN} = V_{CC}$ or GND	—	—	± 0.1	—	± 1	—	± 1		
I_{CC}	Quiescent Supply Current	6.0	$V_{IN} = V_{CC}$ or GND	—	—	4.0	—	40.0	—	80.0		

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $C_L = 15\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t_{TLH} t_{THL}	Output Transition Time		4	8	ns
t_{PLH} t_{PHL}	Propagation Delay Time (CK, CE-Qn)		21	33	ns
t_{PLH}	Propagation Delay Time (CLEAR-Qn)		23	36	ns
f_{MAX}	Maximum Clock Frequency		53	28	MHz


AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{TLH} t_{THL}	Output Transition Time	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t_{PLH} t_{PHL}	Propagation Delay Time (CK, CE-Qn)	2.0 4.5 6.0		— — —	100 25 21	190 38 32	— — —	240 48 41	— — —	285 57 48	ns
t_{PHL}	Propagation Delay Time (CLEAR-Qn)	2.0 4.5 6.0		— — —	104 26 22	205 41 35	— — —	255 51 43	— — —	310 62 53	ns
f_{MAX}	Maximum Clock Frequency	2.0 4.5 6.0		5 25 29	12 48 56	— — —	4 20 24	— — —	3 17 20	— — —	MHz
$t_{W(H)}$ $t_{W(L)}$	Minimum Clock Pulse Width (CK, CE)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
$t_{W(H)}$	Minimum Pulse Width (CLEAR)	2.0 4.5 6.0		— — —	35 9 8	100 20 17	— — —	125 25 21	— — —	150 30 26	ns
t_{REM}	Minimum Removal Time (CLEAR)	2.0 4.5 6.0		— — —	— — —	0 0 0	— — —	0 0 0	— — —	0 0 0	ns
C_{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
$C_{PD} (*)$	Power Dissipation Capacitance		HC4518	—	145	—	—	—	—	—	pF
			HC4520	—	145	—	—	—	—	—	


Note (*) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test circuit).

Average operating current can be obtained from the equation: $I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2$ (per circuit)


INPUT AND OUTPUT EQUIVALENT CIRCUIT



SWITCHING CHARACTERISTICS TEST WAVEFORMS



TEST CIRCUIT I_{CC} (Opr.)



INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TESTS