# 19-0094; Rev 7a; 12/96 **ykishing yang disebut di pada 2012 ang kalip di pada 2012 <b>yang disebut di pada 2013 yang di** *Microprocessor Supervisory Circuits*

**10ns Max Delay**

# \_\_\_\_\_\_\_\_\_\_\_\_\_\_*G eneral Description*

The MAX691A/MAX693A/MAX800L/MAX800M microprocessor (µP) supervisory circuits are pin-compatible upgrades to the MAX691, MAX693, and MAX695. They improve performance with 30pA supply current, 200ms typ reset active delay on power-up, and 6ns chipenable propagation delay. Features include write protection of CMOS RAM or EEPROM, separate watchdog outputs, backup-battery switchover, and a RESET output that is valid with  $V_{CC}$  down to 1V. The MAX691A/ MAX800L have a 4.65V typical reset-threshold voltage, and the MAX693A/MAX800M's reset threshold is 4.4V typical. The MAX800L/MAX800M guarantee power-fail accuracies to  $\pm 2\%$ .

# \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ *Applications*

Computers

Controllers

Intelligent Instruments

Automotive Systems

Critical µP Power Monitoring

# \_\_\_\_\_ *Typical O perating Circuit*



SuperCap is a registered trademark of Baknor Industries. MaxCap is a registered trademark of The Carborundum Corp.

*j v \ A X \ j y \* \_ \_ *Maxim Integrated Products* 1

*For free samples & the latest literature: <http://www.maxim-ic.com>, or phone 1-800-998-8800. For small orders, phone 408-737-7600 ext. 3468.*

### \_ *Features*

- **♦ 200ms Power-OK/Reset Timeout Period**
- **♦ 1jjA Standby Current, 30|jA Operating Current**
- **♦ On-Board Gating of Chip-Enable Signals,**
- **♦ MaxCap™ or SuperCap™ Compatible**
- **♦ Guaranteed RESET Assertion to V<sub>CC</sub> = +1V**
- **♦ Voltage Monitor for Power-Fail or Low-Battery Warning**
- **♦ Power-Fail Accuracy Guaranteed to ±2% (MAX800L/M)**
- **+ Available in 16-Pin Narrow SO and Plastic DIP Packages**

# \_\_\_\_\_\_\_\_\_\_\_\_\_*Ordering Inform ation*



#### *Ordering Information continued on last page.*

\* Dice are specified at  $T_A = +25$  °C, DC parameters only.

# *Pin Configuration*



### **ABSOLUTE MAXIMUM RATINGS**

 $T_{\text{rel}}$  Voltage (with respect to  $\text{CND}$ )



 $Continuouc$  Dower Dissipation  $(T_2 + 70°C)$ 

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional *operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

### **ELECTRICAL CHARACTERISTICS**

(MAX691A, MAX800L: V<sub>CC</sub> = +4.75V to +5.5V, MAX693A, MAX800M: V<sub>CC</sub> = +4.5V to +5.5V, VBATT = 2.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>,<br>unless otherwise noted.)



**<sup>2</sup>** VMyiXIVM

### **ELECTRICAL CHARACTERISTICS (continued)**

(MAX691A, MAX800L: V<sub>CC</sub> = +4.75V to +5.5V, MAX693A, MAX800M: V<sub>CC</sub> = +4.5V to +5.5V, VBATT = 2.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)





# **ELECTRICAL CHARACTERISTICS (continued)**

(MAX691A, MAX800L:  $V_{CC}$  = +4.75V to +5.5V, MAX693A, MAX800M:  $V_{CC}$  = +4.5V to +5.5V, VBATT = 2.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)



**Note 1:** Either V<sub>CC</sub> or VBATT can go to 0V, if the other is greater than 2.0V.

**Note 2:** The supply current drawn by the MAX691A/MAX800L/MAX800M from the battery excluding louT typically goes to 10µA when (VBATT - 1V) <  $V_{CC}$  < VBATT. In most applications, this is a brief period as  $V_{CC}$  falls through this region.

**Note 3:** "+" = battery-discharging current, "--" = battery-charging current.

**Note 4:** Although presented as typical values, the number of clock cycles for the reset and watchdog timeout periods are fixed and do not vary with process or temperature.

**Note 5:** RESET is an open-drain output and sinks current only.

Note 6: WDI is internally connected to a voltage divider between V<sub>OUT</sub> and GND. If unconnected, WDI is driven to 1.6V (typ), disabling the watchdog function.

**Note 7:** The chip-enable resistance is tested with Vcc **=** +4.75V for the MAX691A/MAX800L and Vcc **=** +4.5V for the MAX693A/MAX800M. CE IN =  $\overline{CE}$  OUT = V<sub>CC</sub> / 2.

**Note 8:** The chip-enable propagation delay is measured from the 50% point at CE IN to the 50% point at CE OUT.

# \_ *Typical Operating C haracteristics*

 $(T_A = +25^{\circ}C,$  unless otherwise noted.)

MAXIM



MOOSXAMAJOOSXAMAAX802LMAAX800M *MAX691A/MAX693A/MAX800L/MAX800M*



 $I_{\text{OUT}}$  (mA)

# \_*Typical O perating C haracteristics (continued)*

MAX691AMAX693AMAX800LMAX800M *MAX691A/MAX693A/MAX800L/MAXS00M*

 $I_{OUT}$  (mA)

# *Pin Description*



# \_\_\_\_\_\_\_\_\_\_\_\_\_\_*D etailed Description R E S E T and RESET Outputs*

The MAX691 A/MAX693A/MAX800L/MAX800M's RESET and RESET outputs ensure that the µP (with reset inputs asserted either high or low) powers up in a known state, and prevents code-execution errors during power-down or brownout conditions.

The RESET output is active low, and typically sinks 3.2mA at 0.1V saturation voltage in its active state. When deasserted, RESET sources 1,6mA at typically  $V_{\text{OUT}}$  - 0.5V. RESET output is open drain, active high, and typically sinks 3.2mA with a saturation voltage of 0.1V. When no backup battery is used, RESET output is

guaranteed to be valid down to  $\rm V_{CC}$  = 1V, and an external 10k $\Omega$  pull-down resistor on RESET insures that it will be valid with  $V_{CC}$  down to GND (Figure 1). As  $V_{CC}$  goes below 1V, the gate drive to the RESET output switch reduces accordingly, increasing the  $\mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$  and the saturation voltage. The 10k $\Omega$  pulldown resistor insures the parallel combination of switch plus resistor is around 10k $\Omega$  and the output saturation voltage is below 0.4V while sinking 40µA. When using a 10 $k\Omega$  external pull-down resistor, the high state for RESET output with  $V_{CC}$  = 4.75V will be 4.5V typical. For battery voltages  $\geq$  2V connected to VBATT, RESET and RESET remain valid for  $V_{CC}$  from 0V to 5.5V.



MOOSXAMAJOOSXAMAAXSOOLMAXSOOM *MAX691A/MAX693A/MAX800L/MAX800M*



*Figure 1. Adding an external pull-down resistor ensures RESET is valid with Vcc down to GND.*

RESET and  $\overline{\mathsf{RESET}}$  are asserted when  $\mathsf{V}_{\mathsf{CC}}$  falls below the reset threshold (4.65V for the MAX691A/MAX800L, 4.4V for the MAX693A/MAX800M) and remain asserted for 200ms typ after  $V_{CC}$  rises above the reset threshold on power-up (Figure 5). The devices' batteryswitchover comparator does not affect reset assertion. However, both reset outputs are asserted in batterybackup mode since  $V_{CC}$  must be below the reset threshold to enter this mode.

#### *Watchdog Function*

The watchdog monitors µP activity via the Watchdog Input (WDI). If the  $\mu$ P becomes inactive, RESET and RESET are asserted. To use the watchdog function, connect WDI to a bus line or µP I/O line. If WDI remains high or low for longer than the watchdog timeout period (1.6sec nominal), WDO, RESET, and RESET are asserted (see *RESET and RESET Outputs* section, and the *Watchdog Output* discussion on this page).

#### *Watchdog Input*

A change of state (high to low, low to high, or a minimum 100ns pulse) at the WDI during the watchdog period resets the watchdog timer. The watchdog default timeout is 1,6sec.

To disable the watchdog function, leave WDI floating. An internal resistor network (100k $\Omega$  equivalent impedance at WDI) biases WDI to approximately 1.6V. Internal comparators detect this level and disable the watchdog timer. When  $V_{CC}$  is below the reset threshold, the watchdog function is disabled and WDI is disconnected from its internal resistor network, thus becoming high impedance.



*Figure 2. Watchdog Timeout Period and Reset Active Time*

#### *Watchdog Output*

The Watchdog Output (WDO) remains high if there is a transition or pulse at WDI during the watchdog timeout period. The watchdog function is disabled and WDO is a logic high when  $V_{CC}$  is below the reset threshold, battery-backup mode is enabled, or WDI is an open circuit. In watchdog mode, if no transition occurs at WDI during the watchdog timeout period, RESET and RESET are asserted for the reset timeout period (200ms typical). WDO goes low and remains low until the next transition at WDI (Figure 2). If WDI is held high or low indefinitely, RESET and RESET will generate 200ms pulses every 1,6sec. WDO has a 2 x TTL output characteristic.

#### *Selecting an Alternative Watchdog and Reset Timeout Period*

The OSC SEL and OSC IN inputs control the watchdog and reset timeout periods. Floating OSC SEL and OSC IN or tying them both to  $V_{\text{OUT}}$  selects the nominal 1,6sec watchdog timeout period and 200ms reset timeout period. Connecting OSC IN to GND and floating or connecting OSC SEL to  $V_{\text{OUT}}$  selects the 100ms normal watchdog timeout delay and 1,6sec delay immediately after reset. The reset timeout delay remains 200ms (Figure 2). Select alternative timeout periods by connecting OSC SEL to GND and connecting a capacitor between OSC IN and GND, or by externally driving OSC IN (Table 1 and Figure 3). OSC IN is internally connected to a  $\pm 100$ nA (typ) current source that charges and discharges the timing capacitor to create the oscillator freguency, which sets the reset and watchdog timeout periods (see *Connecting a Timing Capacitor at OSC IN* in the *Applications Information* section).









*Figure 3. Oscillator Circuits*

#### *Chip-Enable Signal Gating*

The MAX691A/MAX693A/MAX800L/MAX800M provide internal gating of chip-enable (CE) signals to prevent erroneous data from being written to CMOS RAM in the event of a power failure. During normal operation, the CE gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. All these parts use a series transmission gate from CE IN to CE OUT (Figure 4).

The 10ns max CE propagation delay from CE IN to CE OUT enables the parts to be used with most  $\mu$ Ps.

#### *Chip-Enable Input*

The Chip-Enable Input (CE IN) is high impedance (disabled mode) while RESET and RESET are asserted.

During a power-down sequence where  $V_{CC}$  falls below the reset threshold or a watchdog fault, CE IN assumes a high-impedance state when the voltage at CE IN goes high or 15ps after reset is asserted, whichever occurs first (Figure 5).

During a power-up seguence, CE IN remains high impedance, regardless of CE IN activity, until reset is deasserted following the reset timeout period.

$$
\mathbf{MAXIM} \qquad \qquad \overbrace{\hspace{1.5cm}}^{\text{9}}
$$

In the high-impedance mode, the leakage currents into this terminal are  $\pm 1\mu A$  max over temperature. In the low-impedance mode, the impedance of CE IN appears as a 75 $\Omega$  resistor in series with the load at  $\overline{\text{CE}}$  OUT.

The propagation delay through the CE transmission gate depends on both the source impedance of the drive to CE IN and the capacitive loading on the Chip-Enable Output (CE OUT) (see Chip-Enable Propagation Delay vs. CE OUT Load Capacitance in the *Typical Operating Characteristics).* The CE propagation delay is production tested from the 50% point of CE IN to the 50% point of  $\overline{CE}$  OUT using a 50 $\Omega$  driver and 50pF of load capacitance (Figure 6). For minimum propagation delay, minimize the capacitive load at  $\overline{CE}$  OUT, and use a low output-impedance driver.

### *Chip-Enable Output*

In the enabled mode, the impedance of  $\overline{CE}$  OUT is equivalent to 75 $\Omega$  in series with the source driving  $\overline{CE}$ IN. In the disabled mode, the 75 $\Omega$  transmission gate is off and  $\overline{CE}$  OUT is actively pulled to  $V_{\text{OUT}}$ . This source turns off when the transmission gate is enabled.

### \_\_\_\_\_\_\_\_ *LOW LINE Output*

LOW LINE is the buffered output of the reset threshold comparator. LOW LINE typically sinks 3.2mA at 0.1V. For normal operation ( $V_{CC}$  above the LOW LINE threshold), LOW LINE is pulled to  $V_{\text{OUT}}$ .

### *Power-Fail Comparator*

The power-fail comparator is an uncommitted comparator that has no effect on the other functions of the IC. Common uses include low-battery indication (Figure 7), and early power-fail warning (see *Typical Operating Circuit*).

### *Power-Fail Input*

Power Fail Input (PFI) is the input to the power-fail comparator. It has a quaranteed input leakage of  $\pm 25nA$ max over temperature. The typical comparator delay is 25µs from V<sub>IL</sub> to V<sub>OI</sub> (power failing), and 60µs from V<sub>IH</sub> to  $V_{\text{OH}}$  (power being restored). If PFI is not used, connect it to ground.



*Figure 4. MAX691A/MAX693A/MAX800L/MAX800M Block Diagram*





MAXIM



*Figure 6. CE Propagation Delay Test Circuit*





**'** *Vqc must be below the reset threshold to enter battery-backup mode.*



*Figure* 7. *Low-Battery Indicator*

### *Power-Fail Output*

The Power-Fail Output (PFO) goes low when PFI goes below 1.25V. It typically sinks 3.2mA with a saturation voltage of 0.1V. With PFI above 1.25V, PFO is actively pulled to  $V_{\text{OUT}}$ .

### *Battery-Backup Mode*

Two conditions are reguired to switch to battery-backup mode: 1)  $V_{CC}$  must be below the reset threshold, and 2)  $V_{CC}$  must be below VBATT. Table 2 lists the status of the inputs and outputs in battery-backup mode.

### *Battery On Output*

The Battery On (BATT ON) output indicates the status of the internal  $V_{CC}/b$ attery-switchover comparator, which controls the internal  $V_{CC}$  and VBATT switches. For  $V_{CC}$  greater than VBATT (ignoring the small hysteresis effect), BATT ON typically sinks 3.2mA at 0.1V saturation voltage. In battery-backup mode, this terminal sources approximately 10 $\mu$ A from V<sub>OUT</sub>. Use BATT ON to indicate battery-switchover status or to supply base drive to an external pass transistor for higher-current applications (see *Typical Operating Circuit).*

### *Input Supply Voltage*

The Input Supply Voltage ( $V_{CC}$ ) should be a regulated 5V. V<sub>CC</sub> connects to V<sub>OUT</sub> via a parallel diode and a large PMOS switch. The switch carries the entire current load for currents less than 250mA. The parallel diode carries any current in excess of 250mA. Both the switch and the diode have impedances less than  $1\Omega$ each. The maximum continuous current is 250mA, but power-on transients may reach a maximum of 1 A.



### *Battery-Backup Input*

The Battery-Backup Input (VBATT) is similar to the  $V_{CC}$ input except the PMOS switch and parallel diode are much smaller. Accordingly, the on-resistances of the diode and the switch are each approximately 10 $\Omega$ . Continuous current should be limited to 25mA and peak currents (only during power-up) limited to 250mA. The reverse leakage of this input is less than 1pA over temperature and supply voltage (Figure 8).

### *Output Supply Voltage*

The Output Supply Voltage ( $V_{\text{OUT}}$ ) pin is internally connected to the substrate of the IC and supplies current to the external system and internal circuitry. All opencircuit outputs will, for example, assume the  $V_{\text{OUT}}$  voltage in their high states rather than the  $V_{CC}$  voltage. At the maximum source current of 250mA,  $V_{OUT}$  will typically be 200mV below  $V_{CC}$ . Decouple this terminal with a 0.1µF capacitor.

# \_\_\_\_\_\_\_\_\_ *Applications Inform ation*

The MAX691A/MAX693A/MAX800L/MAX800M are not short-circuit protected. Shorting  $V_{\text{OUT}}$  to ground, other than power-up transients such as charging a decoupling capacitor, destroys the device.

All open-circuit outputs swing between  $V_{\text{OUT}}$  and GND rather than  $V_{CC}$  and GND.

If long leads connect to the chip inputs, insure that these leads are free from ringing and other conditions that would forward bias the chip's protection diodes.

There are three distinct modes of operation:

- 1) Normal operating mode with all circuitry powered up. Typical supply current from  $V_{CC}$  is 35µA while only leakage currents flow from the battery.
- 2) Battery-backup mode where  $V_{CC}$  is typically within 0.7V below VBATT. All circuitry is powered up and the supply current from the battery is typically less than 60µA.
- 3) Battery-backup mode where  $V_{CC}$  is less than VBATT by at least 0.7V. VBATT supply current is 1uA max.

#### Using SuperCap™ or MaxCap™ with the *MAX691A/MAX693A/MAX800L/MAX800M*

VBATT has the same operating voltage range as  $V_{CC}$ , and the battery switchover threshold voltages are typically ±30mV centered at VBATT, allowing use of a SuperCap and a simple charging circuit as a backup source (Figure 9).

If  $V_{CC}$  is above the reset threshold and VBATT is 0.5V above  $V_{CC}$ , current flows to  $V_{OUT}$  and  $V_{CC}$  from VBATT until the voltage at VBATT is less than 0.5V above  $V_{CC}$ . For example, with a SuperCap connected to VBATT and through a diode to  $V_{CC}$ , if  $V_{CC}$  quickly changes from 5.4V to 4.9V, the capacitor discharges through  $V_{\text{OUT}}$  and  $V_{\text{CC}}$ until VBATT reaches 5.1V typ. Leakage current through the SuperCap charging diode and the internal power diode eventually discharges the SuperCap to  $V_{CC}$ . Also, if  $V_{CC}$  and VBATT start from 0.1V above the reset threshold and power is lost at  $V_{CC}$ , the SuperCap on VBATT discharges through  $V_{CC}$  until VBATT reaches the reset threshold: then the battery-backup mode is initiated and the current through  $V_{CC}$  goes to zero.



*Figure 9. SuperCap or MaxCap on VBATT*



*Figure 8. V<sub>CC</sub> and VBATT to V<sub>OUT</sub> Switch* 



#### *Using Separate Power Supplies* for **VBATT** and **V<sub>CC</sub>**

If using separate power supplies for  $V_{CC}$  and VBATT, VBATT must be less than 0.3V above  $V_{CC}$  when  $V_{CC}$  is above the reset threshold. As described in the previous section, if VBATT exceeds this limit and power is lost at  $V_{CC}$ , current flows continuously from VBATT to  $V_{CC}$  via the VBATT-to-V<sub>OUT</sub> diode and the V<sub>OUT</sub>-to-V<sub>CC</sub> switch until the circuit is broken (Figure 8).

#### *A lternate Chip-Enable Gating*

Using memory devices with both CE and CE inputs allows the CE loop to be bypassed. To do this, connect  $\overline{CE}$  IN to ground, pull up  $\overline{CE}$  OUT to V<sub>OUT</sub>, and connect CE OUT to the CE input of each memory device (Figure 10). The CE input of each part then connects directly to the chip-select logic, which does not have to be gated.

#### *Adding Hysteresis to the Power-Fail Comparator*

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of PFO when  $V_{\text{IN}}$  is near the power-fail comparator trip point. Figure 11 shows how to add hysteresis to the power-fail com-



*Figure 10. Alternate CE Gating Figure* **7 7.** *Adding Fiysteresis to the Power-Fail Comparator*



*Figure 12. Monitoring a Negative Voltage*

**AMXIA1 <sup>13</sup>**



*Figure 13. Maximum Transient Duration without Causing a Reset Pulse* **vs.** *Reset Comparator Overdrive*

parator. Select the ratio of R1 and R2 such that PFI sees 1.25V when  $V_{IN}$  falls to the desired trip point (V<sub>TRIP</sub>). Resistor R3 adds hysteresis. It will typically be an order of magnitude greater than R1 or R2. The current through R1 and R2 should be at least  $1\mu A$  to ensure that the 25nA (max) PFI input current does not shift the trip point. R3 should be larger than 10k $\Omega$  to prevent it from loading down the PFO pin. Capacitor C1 adds noise rejection.

#### *Monitoring a Negative Voltage*

The power-fail comparator can be used to monitor a negative supply voltage using Figure 12's circuit. When the negative supply is valid, PFO is low. When the negative supply voltage drops, PFO goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the  $V_{CC}$  voltage, and resistors R1 and R2.

#### **Backup-Battery Replacement**

The backup battery may be disconnected while  $V_{CC}$  is above the reset threshold. No precautions are necessary to avoid spurious reset pulses.

#### *Negative-Going Vcc Transients*

While issuing resets to the  $\mu$ P during power-up, powerdown, and brownout conditions, these supervisors are relatively immune to short-duration, negative-going  $V_{CC}$ transients (glitches). It is usually undesirable to reset the  $\mu$ P when V<sub>CC</sub> experiences only small glitches.

Figure 13 shows maximum transient duration vs. resetcomparator overdrive, for which reset pulses are **not** generated. The graph was produced using negativegoing  $V_{CC}$  pulses, starting at 5V and ending below the reset threshold by the magnitude indicated (reset comparator overdrive). The graph shows the maximum pulse width a negative-going  $V_{CC}$  transient may typically have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a  $V_{CC}$  transient that goes 100mV below the reset threshold and lasts for 40ps or less will not cause a reset pulse to be issued.

A 100nF bypass capacitor mounted close to the  $V_{CC}$ pin provides additional transient immunity.

*Connecting a Timing Capacitor a t OSC IN* When OSC SEL is connected to ground, OSC IN disconnects from its internal 10pA (typ) pull-up and is internally connected to a  $\pm 100$ nA current source. When a capacitor is connected from OSC IN to ground (to select alternative reset and watchdog timeout periods), the current source charges and discharges the timing capacitor to create the oscillator that controls the reset and watchdog timeout period. To prevent timing errors or oscillator start-up problems, minimize external current leakage sources at this pin, and locate the capacitor as close to OSC IN as possible. The sum of PC-board leakage plus OSC capacitor leakage must be small compared to ±100nA.

MAXIM

#### *Maximum Vcc Fall Time*

The  $V_{CC}$  fall time is limited by the propagation delay of the battery switchover comparator and should not exceed 0.03V/us. A standard rule of thumb for filter capacitance on most regulators is on the order of 100µF per amp of current. When the power supply is shut off or the main battery is disconnected, the associated initial  $V_{CC}$  fall rate is just the inverse or 1A/100 $\mu$ F = 0.01V/ $\mu$ s. The  $V_{CC}$  fall rate decreases with time as  $V_{CC}$  falls exponentially, which more than satisfies the maximum fall-time reguirement.

#### *Watchdog Software Considerations*

A way to help the watchdog timer keep a closer watch on software execution involves setting and resetting the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low. This technigue avoids a "stuck" loop where the watchdog timer continues to be reset within the loop, keeping the watchdog from timing out. Figure 14 shows an example flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should "hang" in any subroutine, the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued.



*Figure 14. Watchdog Flow Diagram*



*\* Dice are specified at TA* = *+Z5°C, DC parameters only.*



TRANSISTOR COUNT: 729 SUBSTRATE CONNECTED TO VoUT

### **Package Information**



*Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied, Maxim reserves the right to change the circuitryand specifications without notice at any time.*

#### 16 **\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 1996 Maxim Integrated Products Printed USA */ l/ l/ ix i/ v i* is a registered trademark of Maxim Integrated Products.