


DUAL 4-INPUT "NAND"  
POWER GATE


MC3100/MC3000 series

MC3125F • MC3025F  
MC3125L • MC3025L,P

CIRCUIT SCHEMATIC  
1/2 OF CIRCUIT SHOWN



This device consists of two 4-input NAND power gate circuits. Each gate is designed for driving high fan-out loads (20).




$$\text{Positive Logic: } 6 = 1 \cdot 2 \cdot 4 \cdot 5$$

$$\text{Negative Logic: } 6 = 1 + 2 + 4 + 5$$

Input Loading Factor = 1.3  
Output Loading Factor = 20  
Total Power Dissipation = 70 mW typ/pkg  
Propagation Delay Time = 6.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




$C_T = 25 \text{ pF}$  = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



TEST CURRENT / VOLTAGE VALUES

mA		Volts													
I <sub>OL</sub>	I <sub>OH</sub>	I <sub>in</sub>	I <sub>b</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>F</sub>	V <sub>th</sub>	V <sub>R</sub>	V <sub>RH</sub>	V <sub>max</sub>	V <sub>CC</sub>	V <sub>CCL</sub>	V <sub>CCH</sub>	V <sub>HX</sub>	
40	-4.0	-	-	-1.1	2.0	0.4	2.4	4.0	4.0	-	5.0	4.5	5.5	-	
40	-4.0	1.0	-10	1.1	1.8	0.4	2.4	4.0	4.0	7.0	5.0	4.5	5.5	2.5	
40	-4.0	-	-	0.8	1.8	0.4	2.4	4.0	4.0	-	5.0	4.5	5.5	-	
40	-4.0	-	-	1.1	2.0	0.4	2.5	4.0	4.0	-	5.0	4.75	5.25	-	
40	-4.0	1.0	-10	1.1	1.8	0.4	2.5	4.0	4.0	7.0	5.0	4.75	5.25	2.5	
40	-4.0	-	-	0.9	1.8	0.4	2.5	4.0	4.0	-	5.0	4.75	5.25	-	

TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:

Characteristic	Symbol	Pin Under Test	MC3125 Test Limits						MC3025 Test Limits						Gnd
			-55°C		+25°C		+75°C		-55°C		+25°C		+75°C		
Input			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Forward Current	I <sub>F</sub>	1	-2.6	-	-2.6	-	-2.6	-	-2.6	-	-2.6	-	-2.6	-	mAdc
Leakage Current	I <sub>R</sub>	1	-	50	-	50	-	50	-	50	-	50	-	50	µAdc
Breakdown Voltage	BV <sub>In</sub>	1	-	-	-	-	-	-	-	-	-	-	-	-	Vdc
Clamp Voltage	V <sub>D</sub>	1	-	-	-1.5	-	-	-	-	-	-	-	-	-	Vdc
Output	Output Voltage	6	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	14	-	Vdc
		6	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	14	-	Vdc
Short-Circuit Current	I <sub>SC</sub>	6	-50	-125	-50	-125	-50	-125	-50	-125	-50	-125	-50	-125	mAdc
Power Requirements (Total Device)	Maximum Power Supply Current	I <sub>max</sub>	-	-	-	-	-	-	-	-	-	-	-	-	14
		I <sub>PDH</sub>	-	34	-	34	-	34	-	34	-	34	-	34	mAdc
		I <sub>PDL</sub>	-	10.6	-	10.6	-	10.6	-	10.6	-	10.6	-	10.6	mAdc
Switching Parameters	Turn-On Delay	t <sub>pd-</sub>	-	-	-	-	-	-	-	-	-	-	-	-	ns
		t <sub>pd+</sub>	-	-	-	-	-	-	-	-	-	-	-	-	ns
Switching Parameters	Turn-Off Delay	t <sub>pd-</sub>	-	-	-	-	-	-	-	-	-	-	-	-	ns
		t <sub>pd+</sub>	-	-	-	-	-	-	-	-	-	-	-	-	ns

\* Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.