



# MM54C164/MM74C164 8-Bit Parallel-Out Serial Shift Register

## General Description

The MM54C164/MM74C164 shift registers are a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. These 8-bit shift registers have gated serial inputs and clear. Each register bit is a D-type master/slave flip flop. A high-level input enables the other input which will then determine the state of the flip flop.

Data is serially shifted in and out of the 8-bit register during the positive going transition of clock pulse. Clear is independent of the clock and accomplished by a low level at the clear input. All inputs are protected against electrostatic effects.


## Features

- Supply voltage range 3V to 15V
- Tenth power TTL compatible drive 2 LPTTL loads
- High noise immunity 0.45 V<sub>CC</sub> (typ.)
- Low power 50 nW (typ.)
- Medium speed operation 8.0MHz (typ.) with 10V supply


## Applications

- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers

## Block Diagram



## Connection Diagram



## Truth Tables

Serial Inputs A and B

| INPUTS         |   | OUTPUT           |
|----------------|---|------------------|
| t <sub>n</sub> |   | t <sub>n+1</sub> |
| A              | B | Q <sub>A</sub>   |
| 1              | 1 | 1                |
| 0              | 1 | 0                |
| 1              | 0 | 0                |
| 0              | 0 | 0                |

**Absolute Maximum Ratings** (Note 1)

|                                       |                        |
|---------------------------------------|------------------------|
| Voltage at Any Pin                    | -0.3V to $V_{CC}+0.3V$ |
| Operating Temperature Range           |                        |
| MM54C164                              | -55°C to +125°C        |
| MM74C164                              | -40°C to +85°C         |
| Storage Temperature Range             | -65°C to +150°C        |
| Absolute Maximum $V_{CC}$             | 18V                    |
| Package Dissipation                   | 500mW                  |
| Operating $V_{CC}$ Range              | 3V to 15V              |
| Lead Temperature (Soldering, 10 sec.) | 300°C                  |

**DC Electrical Characteristics** Max./min. limits apply across temperature range, unless otherwise noted.

| Parameter   | Conditions                 | Min.  | Typ.                             | Max.       | Units   |
|---|----------------------------|---|----------------------------------|------------|---------|
| <b>CMOS to CMOS</b>   |                            |   |                                  |            |         |
| $V_{IN(1)}$   | Logical "1" Input Voltage  | $V_{CC} = 5.0V$<br>$V_{CC} = 10V$   | 3.5<br>8.0                       |            | V<br>V  |
| $V_{IN(0)}$   | Logical "0" Input Voltage  | $V_{CC} = 5.0V$<br>$V_{Cr} = 10V$   |                                  | 1.5<br>2.0 | V<br>V  |
| $V_{OUT(1)}$  | Logical "1" Output Voltage | $V_{CC} = 5.0V, I_O = -10\mu A$<br>$V_{CC} = 10V, I_O = -10\mu A$             | 4.5<br>9.0                       |            | V<br>V  |
| $V_{OUT(0)}$  | Logical "0" Output Voltage | $V_{CC} = 5.0V, I_O = +10\mu A$<br>$V_{CC} = 10V, I_O = +10\mu A$             |                                  | 0.5<br>1.0 | V<br>V  |
| $I_{IN(1)}$   | Logical "1" Input Current  | $V_{CC} = 15V, V_{IN} = 15V$  |                                  | 0.005      | $\mu A$ |
| $I_{IN(0)}$   | Logical "0" Input Current  | $V_{CC} = 15V, V_{IN} = 0V$   | -1.0                             | -0.005     | $\mu A$ |
| $I_{CC}$  | Supply Current             | $V_{CC} = 15V$  |                                  | 0.05       | $\mu A$ |
| <b>CMOS to LPTTL Interface</b>  |                            |   |                                  |            |         |
| $V_{IN(1)}$   | Logical "1" Input Voltage  | 54C $V_{CC} = 4.5V$<br>74C $V_{CC} = 4.75V$                                   | $V_{CC} - 1.5$<br>$V_{CC} - 1.5$ |            | V<br>V  |
| $V_{IN(0)}$   | Logical "0" Input Voltage  | 54C $V_{CC} = 4.5V$<br>74C $V_{CC} = 4.75V$                                   |                                  | 0.8<br>0.8 | V<br>V  |
| $V_{OUT(1)}$  | Logical "1" Output Voltage | 54C $V_{CC} = 4.5V, I_O = -360\mu A$<br>74C $V_{CC} = 4.75V, I_O = -360\mu A$ | 2.4<br>2.4                       |            | V<br>V  |
| $V_{OUT(0)}$  | Logical "0" Output Voltage | 54C $V_{CC} = 4.5V, I_O = 360\mu A$<br>74C $V_{CC} = 4.75V, I_O = 360\mu A$   |                                  | 0.4<br>0.4 | V<br>V  |
| <b>Output Drive (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current)</b> |                            |   |                                  |            |         |
| $I_{SOURCE}$  | Output Source Current      | $V_{CC} = 5.0V, V_{IN(0)} = 0V$<br>$T_A = 25^\circ C, V_{OUT} = 0V$           | -1.75                            |            | mA      |
| $I_{SOURCE}$  | Output Source Current      | $V_{CC} = 10V, V_{IN(0)} = 0V$<br>$T_A = 25^\circ C, V_{OUT} = 0V$            | -8.0                             |            | mA      |
| $I_{SINK}$  | Output Sink Current        | $V_{CC} = 5.0V, V_{IN(1)} = 5.0V$<br>$T_A = 25^\circ C, V_{OUT} = V_{CC}$     | 1.75                             |            | mA      |
| $I_{SINK}$  | Output Sink Current        | $V_{CC} = 10V, V_{IN(1)} = 10V$<br>$T_A = 25^\circ C, V_{OUT} = V_{CC}$       | 8.0                              |            | mA      |

# AC Electrical Characteristics $T_A = 25^\circ\text{C}$ , $C_L = 50\text{pF}$ , unless otherwise noted.


| Parameter  | Conditions  | Min.       | Typ.       | Max.       | Units                          |
|------------|---|------------|------------|------------|--------------------------------|
| $t_{pd1}$  | Propagation Delay Time to a Logical "0" or a Logical "1" from Clock to Q<br>$V_{CC} = 5.0\text{V}$<br>$V_{CC} = 10\text{V}$ |            | 230<br>90  | 310<br>120 | ns<br>ns                       |
| $t_{pd0}$  | Propagation Delay Time to a Logical "0" from Clear to Q<br>$V_{CC} = 5.0\text{V}$<br>$V_{CC} = 10\text{V}$                  |            | 280<br>110 | 380<br>150 | ns<br>ns                       |
| $t_S$      | Time Prior to Clock Pulse that Data Must be Present<br>$V_{CC} = 5.0\text{V}$<br>$V_{CC} = 10\text{V}$                      | 200<br>80  | 110<br>30  |            | ns<br>ns                       |
| $t_H$      | Time After Clock Pulse that Data Must be Held<br>$V_{CC} = 5.0\text{V}$<br>$V_{CC} = 10\text{V}$                            | 0<br>0     | 0<br>0     |            | ns<br>ns                       |
| $t_{MAX}$  | Maximum Clock Frequency<br>$V_{CC} = 5.0\text{V}$<br>$V_{CC} = 10\text{V}$  | 2.0<br>5.5 | 3<br>8     |            | MHz<br>MHz                     |
| $t_W$      | Minimum Clear Pulse Width<br>$V_{CC} = 5.0\text{V}$<br>$V_{CC} = 10\text{V}$  |            | 150<br>55  | 250<br>90  | ns<br>ns                       |
| $t_r, t_f$ | Maximum Clock Rise and Fall Time<br>$V_{CC} = 5.0\text{V}$<br>$V_{CC} = 10\text{V}$   | 15<br>5.0  |            |            | $\mu\text{s}$<br>$\mu\text{s}$ |
| $C_{IN}$   | Input Capacitance<br>Any Input (Note 2)   |            | 5          |            | pF                             |
| $C_{PD}$   | Power Dissipation Capacitance<br>(Note 3)   |            | 140        |            | pF                             |

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


**Note 2:** Capacitance is guaranteed by periodic testing.

**Note 3:**  $C_{PD}$  determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

## Switching Time Waveforms




# AC Test Circuit



# Typical Applications

74C Compatibility



Guaranteed Noise Margin as a Function of  $V_{CC}$

