

## MM54C195/MM74C195 4-bit Registers

### General Description

The MM54C195/MM74C195 CMOS 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input and a direct overriding clear. The following two modes of operation are possible:

Parallel Load  
Shift in direction  $Q_A$  towards  $Q_D$

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control of input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During parallel loading, serial data flow is inhibited.

Serial shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs allow the first stage to perform as a J-K, D, or T-type flip flop as shown in the truth table.



### Features

- Medium speed operation      8.5 MHz (typ.) with 10V supply and 50 pF load
- High noise immunity      0.45  $V_{CC}$  (typ.)
- Low power      100 nW (typ.)
- Tenth power TTL compatible      drive 2 LPTTL loads
- Supply voltage range      3V to 15V
- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- Positive-edge triggered clocking
- Diode clamped inputs to protect against static charge

### Applications

- Automotive
- Alarm systems
- Data terminals
- Remote metering
- Instrumentation
- Industrial electronics
- Medical electronics
- Computers

### Schematic and Connection Diagrams



### Absolute Maximum Ratings (Note 1)

|                                       |                          |
|---------------------------------------|--------------------------|
| Voltage at Any Pin                    | -0.3V to $V_{CC} + 0.3V$ |
| Operating Temperature Range           |                          |
| MM54C195                              | -55°C to +125°C          |
| MM74C195                              | -40°C to +85°C           |
| Storage Temperature Range             | -65°C to +150°C          |
| Package Dissipation                   | 500mW                    |
| Operating $V_{CC}$ Range              | 3.0V to 15V              |
| Absolute Maximum $V_{CC}$             | 18V                      |
| Lead Temperature (Soldering, 10 sec.) | 300°C                    |

### DC Electrical Characteristics Max./min. limits apply across temperature range, unless otherwise noted.


| Parameter   | Conditions  | Min.                             | Typ.   | Max.       | Units   |
|---|---|----------------------------------|--------|------------|---------|
| <b>CMOS to CMOS</b>   |   |                                  |        |            |         |
| $V_{IN(1)}$ Logical "1" Input Voltage   | $V_{CC} = 5.0V$<br>$V_{CC} = 10V$   | 3.5<br>8.0                       |        |            | V       |
| $V_{IN(0)}$ Logical "0" Input Voltage   | $V_{CC} = 5.0V$<br>$V_{CC} = 10V$   |                                  |        | 1.5<br>2.0 | V       |
| $V_{OUT(1)}$ Logical "1" Output Voltage   | $V_{CC} = 5.0V$<br>$V_{CC} = 10V$   | 4.5<br>9.0                       |        |            | V       |
| $V_{OUT(0)}$ Logical "0" Output Voltage   | $V_{CC} = 5.0V$<br>$V_{CC} = 10V$   |                                  |        | 0.5<br>1.0 | V       |
| $I_{IN(1)}$ Logical "1" Input Current   | $V_{CC} = 15V$  |                                  | 0.005  | 1.0        | $\mu A$ |
| $I_{IN(0)}$ Logical "0" Input Current   | $V_{CC} = 15V$  | -1.0                             | -0.005 |            | $\mu A$ |
| $I_{CC}$ Supply Current   | $V_{CC} = 15V$  |                                  | 0.05   | 300        | $\mu A$ |
| <b>CMOS/LPTTL Interface</b>   |   |                                  |        |            |         |
| $V_{IN(1)}$ Logical "1" Input Voltage   | 54C $V_{CC} = 4.5V$<br>74C $V_{CC} = 4.75V$                                   | $V_{CC} - 1.5$<br>$V_{CC} - 1.5$ |        | v          | V       |
| $V_{IN(0)}$ Logical "0" Input Voltage   | 54C $V_{CC} = 4.5V$<br>74C $V_{CC} = 4.75V$                                   |                                  |        | 0.8<br>0.8 | V       |
| $V_{OUT(1)}$ Logical "1" Output Voltage   | 54C $V_{CC} = 4.5V, I_O = -360\mu A$<br>74C $V_{CC} = 4.75V, I_O = -360\mu A$ | 2.4<br>2.4                       |        |            | V       |
| $V_{OUT(0)}$ Logical "0" Output Voltage   | 54C $V_{CC} = 4.5V, I_O = 360\mu A$<br>74C $V_{CC} = 4.75V, I_O = 360\mu A$   |                                  |        | 0.4<br>0.4 | V       |
| <b>Output Drive (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current)</b> |   |                                  |        |            |         |
| $I_{SOURCE}$ Output Source Current  | $V_{CC} = 5.0V, V_{IN(0)} = 0V$<br>$T_A = 25^\circ C, V_{OUT} = 0V$           | -1.75                            |        |            | mA      |
| $I_{SOURCE}$ Output Source Current  | $V_{CC} = 10V, V_{IN(0)} = 0V$<br>$T_A = 25^\circ C, V_{OUT} = 0V$            | -8.0                             |        |            | mA      |
| $I_{SINK}$ Output Sink Current  | $V_{CC} = 5.0V, V_{IN(1)} = 5.0V$<br>$T_A = 25^\circ C, V_{OUT} = V_{CC}$     | 1.75                             |        |            | mA      |
| $I_{SINK}$ Output Sink Current  | $V_{CC} = 10V, V_{IN(1)} = 10V$<br>$T_A = 25^\circ C, V_{OUT} = V_{CC}$       | 8.0                              |        |            | mA      |

### Truth Table

| INPUTS AT $t_n$ |           | OUTPUTS AT $t_{n+1}$ |           |           |           |           |                 |
|-----------------|-----------|----------------------|-----------|-----------|-----------|-----------|-----------------|
| J               | $\bar{K}$ | $Q_A$                | $Q_B$     | $Q_C$     | $Q_D$     | $Q_D$     | $\bar{Q}_D$     |
| L               | H         | $Q_{A,n}$            | $Q_{A,n}$ | $Q_{B,n}$ | $Q_{C,n}$ | $Q_{C,n}$ | $Q_{C,n}$       |
| L               | L         | L                    | $Q_{A,n}$ | $Q_{B,n}$ | $Q_{C,n}$ | $Q_{C,n}$ | $Q_{C,n}$       |
| H               | H         | H                    | $Q_{A,n}$ | $Q_{B,n}$ | $Q_{C,n}$ | $Q_{C,n}$ | $\bar{Q}_{C,n}$ |
| H               | L         | $\bar{Q}_{A,n}$      | $Q_{A,n}$ | $Q_{B,n}$ | $Q_{C,n}$ | $Q_{C,n}$ | $\bar{Q}_{C,n}$ |

Note: H - HIGH LEVEL, L - LOW LEVEL  
 $t_n$  - bit time before clock pulse  
 $t_{n+1}$  - bit time after clock pulse  
 $Q_{A,n}$  - State of  $Q_A$  at  $t_n$

Guaranteed noise Margin as a Function of  $V_{CC}$



# AC Electrical Characteristics $T_A = 25^\circ\text{C}$ , $C_L = 50\text{ pF}$ , unless otherwise noted.

| Parameter  | Conditions  | Min.  | Typ.        | Max.       | Units                          |
|------------|---|---|-------------|------------|--------------------------------|
| $t_{pd}$   | Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or Q | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ | 150<br>75   | 300<br>130 | ns                             |
| $t_{pd}$   | Propagation Delay Time to a Logical "0" or Logical "1" from Clear to Q or Q | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ | 150<br>50   | 300<br>130 | ns                             |
| $t_s$      | Time Prior to Clock Pulse that Data must be Present                         | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ | 80<br>35    | 200<br>70  | ns                             |
| $t_s$      | Time Prior to Clock Pulse that Shift/Load must be Present                   | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ | 110<br>60   | 150<br>90  | ns                             |
| $t_H$      | Time After Clock Pulse that Data must be Held                               | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ | -10<br>-5.0 | 0<br>0     | ns                             |
| $t_W$      | Minimum Clear Pulse Width ( $t_{WL} = t_{WH}$ )                             | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ |             | 100<br>50  | ns                             |
| $t_W$      | Minimum Clear Pulse Width   | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ |             | 90<br>40   | ns                             |
| $t_r, t_f$ | Maximum Clock Rise and Fall Time  | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ | 5.0<br>2.0  |            | $\mu\text{s}$<br>$\mu\text{s}$ |
| $f_{MAX}$  | Maximum Input Clock Frequency   | $V_{CC} = 5.0\text{ V}$<br>$V_{CC} = 10\text{ V}$ | 2.0<br>5.5  | 3.0<br>8.5 | MHz                            |
| $C_{IN}$   | Input Capacitance   | (Note 2)  |             | 5.0        | pF                             |
| $C_{PD}$   | Power Dissipation Capacitance   | (Note 3)  |             | 100        | pF                             |


**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:** Capacitance is guaranteed by periodic testing.

**Note 3:**  $C_{PD}$  determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

## Switching Time Waveforms

CMOS to CMOS



TTL to CMOS

