

MM74C925, MM74C926, MM74C927, MM74C928 4-Digit Counters with Multiplexed 7-Segment Output Drivers

General Description

These CMOS counters consist of a 4-digit counter, an internal output latch, NPN output sourcing drivers for a 7-segment display, and an internal multiplexing circuitry with four multiplexing outputs. The multiplexing circuit has its own free-running oscillator, and requires no external clock. The counters advance on negative edge of clock. A high signal on the Reset input will reset the counter to zero, and reset the carry-out low. A low signal on the Latch Enable input will latch the number in the counters into the internal output latches. A high signal on Display Select input will select the number in the counter to be displayed; a low level signal on the Display Select will select the number in the output latch to be displayed.

The MM74C925 is a 4-decade counter and has Latch Enable, Clock and Reset inputs.

The MM74C926 is like the MM74C925 except that it has a display select and a carry-out used for cascading counters. The carry-out signal goes high at 6000, goes back low at 0000.

The MM74C927 is like the MM74C926 except the second most significant digit divides by 6 rather than 10. Thus, if the clock input frequency is 10 Hz, the display would read tenths of seconds and minutes (i.e., 9:59.9).

The MM74C928 is like the MM74C926 except the most significant digit divides by 2 rather than 10 and the

carry-out is an overflow indicator which is high at 2000, and it goes back low only when the counter is reset. Thus, this is a 3 1/2-digit counter.

Features

- Wide supply voltage range 3V to 6V
- Guaranteed noise margin 1V
- High noise immunity $0.45 V_{CC}$ (typ.)
- High segment sourcing current 40 mA
@ $V_{CC} = 1.6V$, $V_{CC} = 5V$
- Internal multiplexing circuitry


Design Considerations

Segment resistors are desirable to minimize power dissipation and chip heating. The DS75492 serves as a good digit driver when it is desired to drive bright displays. When using this driver with a 5V supply at room temperature, the display can be driven without segment resistors to full illumination. The user must use caution in this mode however, to prevent overheating of the device by using too high a supply voltage or by operating at high ambient temperatures.


The input protection circuitry consists of a series resistor, and a diode to ground. Thus input signals exceeding V_{CC} will not be clamped. This input signal should not be allowed to exceed 15V.

Connection Diagram

Dual-In-Line Package
MM74C925



Dual-In-Line Package
MM74C926, MM74C927 and MM74C928



Functional Description

- Reset — Asynchronous, active high
- Display Select — High, displays output of counter
Low, displays output of latch
- Latch Enable — High, flow through condition
Low, latch condition
- Clock — Negative edge sensitive

- Segment Output — Current sourcing with 40 mA @ $V_{OUT} = V_{CC} - 1.6V$ (typ.)
Also, sink capability = 2 LTTL loads
- Digit Output — Current sourcing with 1 mA @ $V_{OUT} = 1.75V$. Also, sink capability = 2 LTTL loads
- Carry-out — 2 LTTL loads. See carry-out waveforms.

Absolute Maximum Ratings (Note 1)

Voltage at Any Output Pin	Gnd - 0.3V to $V_{CC}+0.3V$
Voltage at Any Input Pin	Gnd - 0.3V to +15V
Operating Temperature Range (T_A)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Package Dissipation	Refer to $P_{D(MAX)}$ vs T_A Graph
Operating V_{CC} Range	3V to 6V
V_{CC}	6.5V
Lead Temperature (Soldering, 10 seconds)	300°C

DC Electrical Characteristics Min/max limits apply at -40°C $\leq T_j \leq$ +85°C, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS						
$V_{IN(1)}$	Logical "1" Input Voltage	$V_{CC} = 5.0V$	3.5			V
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 5.0V$			1.5	V
$V_{OUT(1)}$	Logical "1" Output Voltage (Carry-out and Digit Output Only)	$V_{CC} = 5.0V, I_O = -10\mu A$	4.5			V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 5.0V, I_O = 10\mu A$			0.5	V
$I_{IN(1)}$	Logical "1" Input Current	$V_{CC} = 5.0V, V_{IN} = 15V$		0.005	1.0	μA
$I_{IN(0)}$	Logical "0" Input Current	$V_{CC} = 5.0V, V_{IN} = 0V$	-1.0	-0.005		μA
I_{CC}	Supply Current	$V_{CC} = 5.0V$, Outputs Open Circuit, $V_{IN} = 0V$ or $5V$		20	1000	μA
CMOS/LPTTL INTERFACE						
$V_{IN(1)*}$	Logical "1" Input Voltage	$V_{CC} = 4.75V$	$V_{CC}-1.5$			V
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
$V_{OUT(1)}$	Logical "1" Output Voltage (Carry-Out and Digit Output Only)	$V_{CC} = 4.75V$, $I_O = -360\mu A$	2.4			V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_O = 360\mu A$			0.4	V
OUTPUT DRIVE						
V_{OUT}	Output Voltage (Segment Sourcing Output)	$I_{OUT} = -65\text{ mA}, V_{CC} = 5V, T_j = 25^\circ C$ $I_{OUT} = -40\text{ mA}, V_{CC} = 5V$ $\begin{cases} T_j = 100^\circ C \\ T_j = 150^\circ C \end{cases}$	$V_{CC}-1.6$ $V_{CC}-2$	$V_{CC}-1.3$ $V_{CC}-1.2$ $V_{CC}-1.4$		V
R_{ON}	Output Resistance (Segment Sourcing Output)	$I_{OUT} = -65\text{ mA}, V_{CC} = 5V, T_j = 25^\circ C$ $I_{OUT} = -40\text{ mA}, V_{CC} = 5V$ $\begin{cases} T_j = 100^\circ C \\ T_j = 150^\circ C \end{cases}$		20 30 35	40 50	Ω
	Output Resistance (Segment Output) Temperature Coefficient			0.6	0.8	%/ $^\circ C$
I_{SOURCE}	Output Source Current (Digit Output)	$V_{CC} = 4.75V, V_{OUT} = 1.75V, T_j = 150^\circ C$	-1	-2		mA
I_{SOURCE}	Output Source Current (Carry-out)	$V_{CC} = 5V, V_{OUT} = 0V, T_j = 25^\circ C$	-1.75	-3.3		mA
I_{SINK}	Output Sink Current (All Outputs)	$V_{CC} = 5V, V_{OUT} = V_{CC}, T_j = 25^\circ C$	1.75	3.6		mA
θ_{JA}	Thermal Resistance	MM74C925 (Note 4) MM74C926, MM74C927, MM74C928		75 70	100 90	$^\circ C/W$

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.




Note 3: C_{PD} determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

Note 4: θ_{JA} measured in free-air with device soldered into printed circuit board.

AC Electrical Characteristics $T_A = 25^\circ\text{C}$, $C_L = 50\text{pF}$, unless otherwise noted





PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
f_{MAX}	Maximum Clock Frequency	$V_{CC} = 5.0\text{V}$, Square Wave Clock	$T_j = 25^\circ\text{C}$ $T_j = 100^\circ\text{C}$	2 1.5	4 3	MHz MHz
t_r, t_f	Maximum Clock Rise or Fall Time	$V_{CC} = 5.0\text{V}$			15	μs
t_{WR}	Reset Pulse Width	$V_{CC} = 5.0\text{V}$	$T_j = 25^\circ\text{C}$ $T_j = 100^\circ\text{C}$	250 320	100 125	ns ns
t_{WLE}	Latch Enable Pulse Width	$V_{CC} = 5.0\text{V}$	$T_j = 25^\circ\text{C}$ $T_j = 100^\circ\text{C}$	250 320	100 125	ns ns
$t_{SET(CK,LE)}$	Clock to Latch Enable Set-Up Time	$V_{CC} = 5.0\text{V}$	$T_j = 25^\circ\text{C}$ $T_j = 100^\circ\text{C}$	2500 3200	1250 1600	ns ns
t_{LR}	Latch Enable to Reset Wait Time	$V_{CC} = 5.0\text{V}$	$T_j = 25^\circ\text{C}$ $T_j = 100^\circ\text{C}$	0 0	-100 -100	ns ns
$t_{SET(R,LE)}$	Reset to Latch Enable Set-Up Time	$V_{CC} = 5.0\text{V}$	$T_j = 25^\circ\text{C}$ $T_j = 100^\circ\text{C}$	320 400	160 200	ns ns
f_{MUX}	Multiplexing Output Frequency	$V_{CC} = 5.0\text{V}$			1000	Hz
C_{IN}	Input Capacitance	Any Input (Note 2)			5	pF

Typical Performance Characteristics




Note. V_D = Voltage across digit driver.


Logic and Block Diagrams




Segment Output Driver




Input Protection



Common Cathode LED Display



Segment Identification



Switching Time Waveforms

