OKI semiconductor

MSM82C84A-5RS/GS

CLOCK GENERATOR AND DRIVER

GENERAL DESCRIPTION


The MSM82C84A-5RS/GS is a clock generator designed to generate MSM80C86 and MSM80C88 system clocks. Due to the use of silicon gate CMOS technology, standby current is only 40 μ A (MAX.), and the power consumption is still very low with 10MA (MAX.) when a 5MHz clock is generated.

FEATURES


- *Operating frequency of 6 to 15 MHz (CLK output 2 to 5 MHz)
- *3 μ silicon gate CMOS technology for low power consumption
- · Built-in crystal oscillator circuit
- *3V ~ 6V single power supply

- *Built-in synchronized circuit for MSM80C86 and MSM80C88 READY and RESET
- TTL compatible
- * Built-in Schmitt trigger circuit (RES input)
- 18-pin DIP (MSM82C84A-5RS)
- *24-pin flat package (MSM82C84A-5GS)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Li | mits | Unit | Conditions |
|---------------------|--------|-----------------------------|---------------|------|----------------|
| | | MSM82C84A-5RS | MSM82C84A-5GS | | |
| Supply Voltage | Vcc | −0.5 ~ +7 | | V | |
| Input Voltage | VIN | -0.5 ~ V _{CC} +0.5 | | V | Respect to GND |
| Output Voltage | Vout | -0.5 ~ V _{CC} +0.5 | | V | |
| Storage Temperature | Tstg | −55 ~ +150 | | °C | - |
| Power Dissipation | PD | 0.8 | 0.7 | w | Ta = 25°C |

OPERATING RANGES

| Parameter | Symbol | Limits | Unit |
|-----------------------|--------|-----------|------|
| Supply Voltage | Vcc | 3 ~ 6 | V |
| Operating Temperature | ТОР | -40 ~ +85 | °C |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | MIN | TYP | MAX | Unit |
|--------------------------------------|--------|---------------------|-----|----------------------|------|
| Supply Voltage | Vcс | 4.5 | 5 | 5.5 | V |
| Operating Temperature | TOP | -40 | +25 | +85 | °c |
| "L" Level Input Voltage | VIL | -0.5 | | +0.8 | V |
| "H" Level Input Voltage (except RES) | | 2.2 | | V+0 5 | |
| "H" Level Input Voltage (RES) | ViH | 0.6*V _{CC} | | V _{CC} +0.5 | |

DC CHARACTERISTICS

$$(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$$

| Parameter | Symbol | MIN | MAX | Unit | Conditions |
|------------------------------------|------------------|-----------------------|-----|------|---|
| "L" Level Output Voltage (CLK) | VOL | - | 0.4 | V | I _{OL} = 4 mA |
| "L" Level Output Voltage (OTHERS) | VOL | _ | 0.4 | ٧ | I _{OL} = 2.5mA |
| "H" Level Output Voltage (CLK) | Voн | V _{CC} -0.4 | 1- | V | I _{OH} = -4mA |
| "H" Level Output Voltage (OTHERS) | ∨он | V _{CC} -0.4 | | ٧ | I _{OH} = -1mA |
| RES Input Hysteresis | VIHR - VILR | 0.2 * V _{CC} | | V | |
| Input Leak Current (EXCEPT ASYNC) | ינו | -1 | +1 | μΑ | $0 \le V_{in} \le V_{CC}$ |
| Input Current (ASYNC) | ^I LIA | -100 | +10 | μΑ | 0 ≤ V _{in} ≤ V _{CC} |
| Standby Supply Current | lccs | | +40 | μА | NOTE 1 |
| Operating Supply Current | ¹ cc | | 10 | mA | f = 15MHz, C _L = O _{pF} |
| Input Capacitance | Cin | | 7 | ρF | f = 1 MHz |

NOTE 1: $X1 \ge V_{CC} - 0.2V$, $X2 \le 0.2V$ $F/C \ge V_{CC} - 0.2V$, $\overrightarrow{ASYNC} = V_{CC}$ or open $VIH \ge V_{CC} - 0.2V$, $VIL \le 0.2V$

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

(1

| Parameter | Symbol | MIN | MAX | Unit | Cond | litions |
|--|--------------------|-----------|-----|------|-----------------|---------------------------------------|
| EFI "H" Pulse Width | †EHEL | 20 | | ns | 90%-90% | |
| EFI "L" Pulse Width | [†] ELEH | 20 | | ns | 10%-10% | |
| EFI Cycle Time | †ELEL | 66 | | ns | | |
| Crystal Oscillator Frequency | | 6 | 15 | MHz | | |
| Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Active) | ^t R1VCL | 35 | | ns | ASYNC ≈ High | |
| Set Up Time of RDY1 or RDY2 to CLK Rising Edge (Active) | ^t R1VCH | 35 | | ns | ASYNC = Low | |
| Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Inactive) | [†] R1VCL | 35 | | ns | | Output load |
| Hold Time of RDY1 or RDY2 to CLK Falling Edge | †CLR1X | 0 | | ns | | capacitance CLK output |
| Set Up Time of ASYNC to CLK Falling Edge | tAYVCL | 50 | | ns | | C _L = 100pF Others 30pF |
| Hold Time of ASYNC to CLK Falling Edge | tCLAYX | 0 | | ns | | |
| Set Up Time of AEN1 (AEN2) to RDY1 (RDY2) Rising Edge | tA1R1V | 15 | | ns | | |
| Hold Time of AEN1 (AEN2) to CLK Falling Edge | tCLA1X | 0 | | ns | | |
| Set Up Time of CSYNC to EFI Rising Edge | tYHEH | 20 | | ns | | |
| Hold Time of CSYNC to EFI Rising Edge | tEHYL | 10 | | ns | | |
| CSYNC Pulse Width | tYHYL | 2 × tELEL | | ns | | |
| Set Up Time of RES to CLK Falling Edge | t11HCL | 65 | | ns | | |
| Hold Time of RES to CLK Falling Edge | [†] CLI1H | 20 | | ns | | |
| Input Rising Edge Time | tiLIH | | 15 | ns | | |
| Input Falling Edge Time | tIHIL | | 15 | ns | | |

Note: Parameters where timing has not been indicated in the above table are measured at $V_L = 1.5V$ and $V_H = 1.5V$ for both inputs and outputs.

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$ (2)

| Parameter | Symbol | MIN | MAX | Unit | Cond | ditions |
|--|--------------------|--------------------------------------|-----|------|-----------|---------------------------------------|
| CLK Cycle Time | tCLCL | 200 | | ns | | |
| CLK "H" Pulse Width | tCHCL | 1/3 T _{CLCL} + 2 | | ns | | |
| CLK "L" Pulse Width | tCLCH | $\frac{2}{3}$ T _{CLCL} - 15 | | ns | | |
| CLK Rising and Falling Edge Times | tCH1CH2 | | 10 | ns | 1.0V-3.5V | |
| PCLK "H" Pulse Width | ^t PHPL | T _{CLCL} - 20 | | ns | | |
| PCLK "L" Pulse Width | ^t PLPH | T _{CLCL} - 20 | | ns | | |
| Time from READY Falling Edge to CLK Falling Edge | ^t RYLCL | -8 | | ns | | Output load |
| Time from READY Rising Edge to CLK Rising Edge | tRYHCH | 2/3 T _{CLCL} - 15 | - | ns | | capacitance CLK output |
| Delay from CLK Falling Edge to RESET Falling Edge | tCLIL | | 40 | ns | | C _L = 100pF Others 30pF |
| Delay from CLK Falling Edge to PCLK Rising Edge | [†] CLPH | | 22 | ns | | |
| Delay from CLK Falling Edge to PCLK Falling Edge | †CLPL | | 22 | ns | | |
| Delay from OSC Falling Edge to CLK Rising Edge | tOLCH | -5 | 22 | ns | | |
| Delay from OSC Falling Edge to CLK Falling Edge | †OLCL | 2 | 35 | ns | | |
| Output Rising Edge Time (Except CLK) | ^t OLOH | | 15 | ns | 0.8V~2.2V | |
| Output Falling Edge Time (Except CLK) | tOHOL | | 15 | ns | 2.2V~0.8V | |

Note: Parameters where timing has not been indicated in the above table are measured at $V_L = 1.5V$ and $V_H = 1.5V$ for both inputs and outputs.

PIN DESCRIPTION


| Pin symbol | Name | Input/ output | Function |
|--------------|------------------------------------|------------------|--|
| CSYNC | Clock synchronization singal | Input | Synchronizing signal for output of in-phase CLK signals when more than one MSM82C84A-5 is used. The internal counter is reset when this signal is at high level, and a high level CLK output is generated. The internal counter is subsequently activated and a 33% duty CLK output is generated when this signal is switched to low level. When this signal is used, external synchronization of EFI is necessary. When internal oscillator is used, it is necessary for this pin to be kept to be low level. |
| PCLK | Peripheral clock output | Output | This peripheral circuit clock signal is output in a 50% duty cycle at a frequency half that of the clock signal. |
| AEN1 AEN2 | Address enable signals | Input | The AEN1 signal enables RDY1, and the AEN2 signal enables RDY2. The respective RDY inputs are activated when the level applied to these pins is low. Although two separate inputs are used in multi-master systems, only the AEN which enables the RDY input to be used is to be switched to low level in the case of not using multi-master systems. |
| RDY1 RDY2 | Bus ready signals | Input | Completion of data bus reading and writing by the device connected to the system data bus is indicated when one of these signals is switched to high level. The relevant RDY input is enables only when the corresponding AEN is at low level. |
| READY | Ready output | Output | This signal is obtained by synchronizing the bus ready signal with CLK. This signal is output after guaranteeing the hold time for the CPU in phase with the RDY input. |
| CLK | Clock output | Output | This signal is the clock used by the CPU and peripheral devices connected to the CPU system data bus. The output waveform is generated in a 33% duty cycle at a frequency 1/3 the oscillating frequency of the crystal oscillator connected to the X1 and X2 pins, or at a frequency 1/3 the EFI input frequency. |
| RES | Reset in | Input | This low-level active input is used to generate a CPU reset signal. Since a Schmitt trigger is included in the input circuit for this signal, "power on resetting" can be achieved by connection of a simple RC circuit. |
| RESET | Reset output | Output | This signal is obtained by CLK synchronization of the input signal applied to RES and is output in opposite phase to the RES input. This signal is applied to the CPU as the system reset signal. |
| F/C | Clock select signal | Input | This signal selects the fundamental signal for generation of the CLK signal. The CLK is generated from crystal oscillator output when this signal is at low level; and from the EFI input signal when at high level. |
| EFI | External clock signal | Input | The signal applied to this input pin generates the CLK signal when F/\overline{C} is at high level. The frequency of the input signal needs to be three times greater than the desired CLK frequency. |
| X1, X2 | Crystal oscillator connecting pins | Input | Crystal oscillator connections. The crystal oscillator frequency needs to be three times greater than the desired CLK frequency. |
| OSC | Crystal resonator output | Output | Crystal oscillator output. This output frequency is the same as the oscillating frequency of the oscillator connected to the X1 and X2 pins. As long as a Xtal oscillator is connected to the X1 and X2 pins, this output signal can be obtained independently even if F/C is set to high level to enable the EFI input to be used for CLK generation purposes. |

■ I/O · MSM82C84A-5RS/GS ■ -


| Pin symbol | Name | Input/ output | Function |
|------------|---|------------------|--|
| ASYNC | Ready synchronization select signal | Input | Signal for selection of the synchronization mode of the READY signal generator circuit. When this signal is at low level, the READY signal is generated by double synchronization. And When at high level, the READY signal is generated by single synchronization. This pin is equipped with internal pull-up resister. |
| Vcc | | | +5V power supply |
| GND | | | GND |

TIMING CHART


CLK • PCLK • OSC waveforms








READY waveform (ASYNC = L)



READY waveform (ASYNC = H)



DESCRIPTION OF OPERATION


(1) Oscillator Circuit

The MSM82C84A-5 internal oscillator circuit can be driven by connecting a crystal oscillator to the X1 and X2 pins.

The frequency of the crystal oscillator in this case needs to be three times greater than the desired CLK frequency.

And since oscillator circuit output (the same output as for the crystal resonator frequency) appears at the OSC pin, independent use of this output is also possible.

Recommended Oscillator Circuit



(2) Clock Generator Circuit

This circuit generates two clock outputs-CLK obtained by dividing the input external clock or crystal oscillator circuit output by three, and PCLK obtained by halving CLK. CLK and PCLK are generated from the external clock applied to the EFI pin when F/C is at high level, and are generated from the crystal oscillator circuit when at low level.

(3) Reset Circuit

Since a Schmitt trigger circuit is used in the RES input, the MSM82C84A-5 can be reset by "power on" by connection to a simple RC circuit. If the 80C86 or 80C88 device is used as the CPU in this case, it is necessary to keep the RES input at low level for at least 50 μ s after VCC reaches the 4.5V level.

(4) Ready Circuit


The READY signal generator circuit can be set to synchronization mode by $\overline{\text{ASYNC}}$.

(i) When ASYNC is at low level

The RDY input is output as the READY signal by double synchronization.


The high-level RDY input is synchronized once by the rising edge of the CLK of the first stage flipflop (F1 in the circuit diagram), and then synchronized again by the falling edge of the CLK of the next stage flip-flop (F2 in the circuit diagram), resulting in output of a high-level READY output signal (see diagram below).

 The low-level RDY input is synchronized directly by the falling-edge of the CLK of the next stage flip-flop, resulting in output of a low-level READY output signal (see diagram below).



- (ii) When ASYNC is at high level The RDY input is output as the READY signal by single synchronization.
 - o Both low-level and high-level RDY inputs are

synchronized by the falling edge of the CLK of the next stage flip-flop, resulting in output of respective low-level and high-level READY output signals (see diagram below).



EXAMPLE OF USE (CSYNC)

The §2C84A-5 1/3 frequency divider counter is unsettled when the power is switched on. Therefore, the CSYNC pin has been included to synchronize CLK with another signal. When CSYNC is at high level, both CLK and PCLK are high-level outputs. If CSYNC is then

switched to low level, CLK is output from the next input clock rising edge, and is divided by 3.

If CSYNC has not been synchronized with the input clock, use the following circuit to achieve the required synchronization

