

# **Dual Bipolar/JFET, Audio Operational Amplifier**

**OP275**\*

#### **FEATURES**

**Excellent Sonic Characteristics** 

Low Noise: 6 nV/ $\sqrt{Hz}$ Low Distortion: 0.0006% High Slew Rate: 22 V/µs Wide Bandwidth: 9 MHz Low Supply Current: 5 mA Low Offset Voltage: 1 mV Low Offset Current: 2 nA **Unity Gain Stable SOIC-8 Package** 


**APPLICATIONS High Performance Audio Active Filters Fast Amplifiers** Integrators

### (S Suffix)

8-Lead Narrow-Body SO

PIN CONNECTIONS

8-Lead Epoxy DIP (P Suffix)



#### **GENERAL DESCRIPTION**

The OP275 is the first amplifier to feature the Butler Amplifier front-end. This new front-end design combines both bipolar and JFET transistors to attain amplifiers with the accuracy and low noise performance of bipolar transistors, and the speed and sound quality of JFETs. Total Harmonic Distortion plus Noise equals that of previous audio amplifiers, but at much lower supply currents.

A very low l/f corner of below 6 Hz maintains a flat noise density response. Whether noise is measured at either 30 Hz or 1 kHz, it is only 6 nV/ $\sqrt{\text{Hz}}$ . The JFET portion of the input stage gives the OP275 its high slew rates to keep distortion low, even when large output swings are required, and the 22 V/µs slew rate of the OP275 is the fastest of any standard audio amplifier. Best of all, this low noise and high speed are accomplished using less than 5 mA of supply current, lower than any standard audio amplifier.

Improved dc performance is also provided with bias and offset currents greatly reduced over purely bipolar designs. Input offset voltage is guaranteed at 1 mV and is typically less than 200 µV. This allows the OP275 to be used in many dc coupled or summing applications without the need for special selections or the added noise of additional offset adjustment circuitry.

The output is capable of driving 600  $\Omega$  loads to 10 V rms while maintaining low distortion. THD + Noise at 3 V rms is a low 0.0006%.

The OP275 is specified over the extended industrial (-40°C to +85°C) temperature range. OP275s are available in both plastic DIP and SOIC-8 packages. SOIC-8 packages are available in 2500 piece reels. Many audio amplifiers are not offered in SOIC-8 surface mount packages for a variety of reasons; however, the OP275 was designed so that it would offer full performance in surface mount packaging.

\*Protected by U.S. Patent No. 5,101,126.

# **OP275—SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS** (@ $V_S = \pm 15.0 \text{ V}$ , $T_A = +25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
AUDIO PERFORMANCE THD + Noise		$V_{IN} = 3 \text{ V rms},$ $R_{L} = 2 \text{ k}\Omega, \text{ f} = 1 \text{ kHz}$		0.006		%
Voltage Noise Density	e <sub>n</sub>	f = 30 Hz f = 1 kHz		7 6		$ \begin{array}{c c}     70 \\     nV/\sqrt{Hz} \\     nV/\sqrt{Hz} \end{array} $
Current Noise Density Headroom	i <sub>n</sub>	$f = 1 \text{ kHz}$ $THD + \text{Noise} \le 0.01\%,$ $R_L = 2 \text{ k}\Omega, V_S = \pm 18 \text{ V}$		1.5 >12.9		pA/√Hz dBu
INPUT CHARACTERISTICS						
Offset Voltage	V <sub>OS</sub>	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			1 1.25	mV mV
Input Bias Current	$I_{\mathrm{B}}$	$V_{CM} = 0 \text{ V}$ $V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$		100 100	350 400	nA nA
Input Offset Current	$I_{OS}$	$V_{CM} = 0 \text{ V}$ $V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$		2 2	50 100	nA nA
Input Voltage Range Common-Mode Rejection Ratio	V <sub>CM</sub> CMRR	$V_{CM} = \pm 10.5 \text{ V},$	-10.5	106	+10.5	V
Large Signal Voltage Gain	$A_{ m VO}$	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$ $R_{L} = 2 k\Omega$ $R_{L} = 2 k\Omega, -40^{\circ}C \le T_{A} \le +85^{\circ}C$	80 250 175	106		dB V/mV V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$R_L = 600 \Omega$		200 2		V/mV μV/°C
OUTPUT CHARACTERISTICS	37	P 21-0	12.5	±12.0	1125	V
Output Voltage Swing	V <sub>o</sub>	$ \begin{array}{c c} R_{L} = 2 \ k\Omega \\ R_{L} = 2 \ k\Omega, -40^{\circ} C \leq T_{A} \leq +85^{\circ} C \\ R_{L} = 600 \ \Omega, V_{S} = \pm 18 \ V \end{array} $	-13.5 -13	$\pm 13.9$ $\pm 13.9$ +14, -1	+13.5 +13 6	V V V
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.5 \text{ V to } \pm 18 \text{ V}$ $V_S = \pm 4.5 \text{ V to } \pm 18 \text{ V},$	85	111		dB
Supply Current	$I_{SY}$	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$ $V_{S} = \pm 4.5 \text{ V to } \pm 18 \text{ V, } V_{O} = 0 \text{ V,}$	80			dB
Supply Guitent	151	$R_{L} = \infty, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$ $V_{S} = \pm 22 \text{ V}, V_{O} = 0 \text{ V}, R_{L} = \infty,$		4	5	mA
Supply Voltage Range	$V_{S}$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	±4.5		5.5 ±22	mA V
DYNAMIC PERFORMANCE						
Slew Rate Full-Power Bandwidth	SR BW <sub>P</sub>	$R_L = 2 \text{ k}\Omega$	15	22		V/µs kHz
Gain Bandwidth Product	GBP			9		MHz
Phase Margin Overshoot Factor	ø <sub>m</sub>	$V_{IN} = 100 \text{ mV}, A_{V} = +1,$		62		Degrees
2 :		$R_{L} = 600 \Omega, C_{L} = 100 \text{ pF}$		10		%

-2-

Specifications subject to change without notice.

REV. A

## WAFER TEST LIMITS (@ $V_S = \pm 15.0 \text{ V}$ , $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	V <sub>OS</sub>		1	mV max
Input Bias Current	$I_B$	$V_{CM} = 0 V$	350	nA max
Input Offset Current	$I_{OS}$	$V_{CM} = 0 V$	50	nA max
Input Voltage Range <sup>1</sup>	$V_{CM}$		±10.5	V min
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 10.5 \text{ V}$	80	dB min
Power Supply Rejection Ratio	PSRR	$V = \pm 4.5 \text{ V to } \pm 18 \text{ V}$	85	dB min
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2 k\Omega$	250	V/mV min
Output Voltage Range	$V_{O}$	$R_L = 10 \text{ k}\Omega$	±13.5	V min
Supply Current	$I_{SY}$	$V_O = 0 V, R_L = \infty$	5	mA max

#### NOTES

Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

<sup>1</sup>Guaranteed by CMRR test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage
Input Voltage <sup>2</sup> ±22 V
Differential Input Voltage <sup>2</sup> ±7.5 V
Output Short-Circuit Duration to GND <sup>3</sup> Indefinite
Storage Temperature Range
P, S Package
Operating Temperature Range
OP275G
Junction Temperature Range
P, S Package65°C to +150°C
Lead Temperature Range (Soldering, 60 sec) +300°C


Package Type	$\theta_{JA}^{4}$	$\theta_{ m JC}$	Units		
8-Pin Plastic DIP (P)	103	43	°C/W		
8-Pin SOIC (S)	158	43	°C/W		

#### NOTES

#### **ORDERING GUIDE**

Model	Temperature Range	Package Option			
OP275GP OP275GS OP275GSR	-40°C to +85°C -40°C to +85°C -40°C to +85°C	8-Pin Plastic DIP 8-Pin SOIC SO-8 Reel, 2500 pcs.			
OP275GBC	+25°C	DICE			

#### **DICE CHARACTERISTICS**



Die Size 0.070 × 0.108 in. (7,560 sq. mils) Substrate is connected to V-

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP275 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -3-


<sup>&</sup>lt;sup>1</sup>Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 $<sup>^2</sup> For$  supply voltages greater than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.


 $<sup>^3</sup>$ Shorts to either supply may destroy the device. See data sheet for full details.  $^4\theta_{JA}$  is specified for the worst case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket

 $<sup>^4\</sup>theta_{JA}$  is specified for the worst case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for cerdip, P-DIP, and LCC packages;  $\theta_{JA}$  is specified for device soldered in circuit board for SOIC package.


## **OP275-Typical Performance Curves**




Output Voltage Swing vs. Supply Voltage




Open-Loop Gain vs. Temperature




Closed-Loop Gain and Phase,  $A_V = +1$ 




Open-Loop Gain, Phase vs. Frequency




Closed-Loop Gain vs. Frequency



Closed-Loop Output Impedance vs. Frequency




Common-Mode Rejection vs. Frequency



Power Supply Rejection vs. Frequency


-4-




Open-Loop Gain, Phase vs. Frequency

REV. A


### **OP275**




Gain Bandwidth Product, Phase Margin vs. Temperature




Small-Signal Overshoot vs. Load Capacitance




Maximum Output Voltage vs. Load Resistance




Maximum Output Swing vs. Frequency




Supply Current vs. Supply Voltage




Short Circuit Current vs. Temperature



Input Bias Current vs. Temperature




Current Noise Density vs. Frequency




TCV<sub>os</sub> Distribution

REV. A -5-


## **OP275-Typical Performance Curves**




Input Offset (Vos) Distribution




Settling Time vs. Step Size




Slew Rate vs. Capacitive Load




Slew Rate vs. Differential Input Voltage




Slew Rate vs. Temperature




Negative Slew Rate  $R_L = 2 k\Omega$ ,  $V_S = \pm 15 V$ ,  $A_V = +1$ 



Positive Slew Rate  $R_L = 2 k\Omega$ ,  $V_S = \pm 15 V$ ,  $A_V = +1$ 



Small Signal Response  $R_L = 2 k\Omega$ ,  $V_S = \pm 15 V$ ,  $A_V = +1$ 



Voltage Noise Density vs. Frequency  $V_S = \pm 15 \text{ V}$ 

#### **APPLICATIONS**

#### **Short Circuit Protection**

The OP275 has been designed with inherent short circuit protection to ground. An internal 30  $\Omega$  resistor, in series with the output, limits the output current at room temperature to  $I_{SC}$  + = 40 mA and  $I_{SC}$  = -90 mA, typically, with ±15 V supplies.

However, shorts to either supply may destroy the device when excessive voltages or currents are applied. If it is possible for a user to short an output to a supply, for safe operation, the output current of the OP275 should be design-limited to  $\pm 30$  mA, as shown in Figure 1.

#### **Total Harmonic Distortion**

Total Harmonic Distortion + Noise (THD + N) of the OP275 is well below 0.001% with any load down to 600  $\Omega$ . However, this is dependent upon the peak output swing. In Figure 2 it is seen that the THD + Noise with 3 V rms output is below 0.001%. In the following Figure 3, THD + Noise is below 0.001% for the 10 k $\Omega$  and 2 k $\Omega$  loads but increases to above 0.1% for the 600  $\Omega$  load condition. This is a result of the output swing capability of the OP275. Notice the results in Figure 4, showing THD vs.  $V_{\rm IN}$  (V rms). This figure shows that the THD + Noise remains very low until the output reaches 9.5 volts rms. This performance is similar to competitive products.




Figure 1. Recommended Output Short Circuit Protection




Figure 2. THD + Noise vs. Frequency vs. R<sub>LOAD</sub>




Figure 3. THD + Noise vs.  $R_{LOAD}$ ;  $V_{IN}$  =10 V rms,  $\pm$ 18 V Supplies




Figure 4. Headroom, THD + Noise vs. Output Amplitude (V rms);  $R_{LOAD} = 600 \,\Omega$ ,  $V_{SUP} = \pm 18 \,V$ 

The output of the OP275 is designed to maintain low harmonic distortion while driving 600  $\Omega$  loads. However, driving 600  $\Omega$  loads with very high output swings results in higher distortion if clipping occurs. A common example of this is in attempting to drive 10 V rms into any load with  $\pm 15$  volt supplies. Clipping will occur and distortion will be very high.

To attain low harmonic distortion with large output swings, supply voltages may be increased. Figure 5 shows the performance of the OP275 driving 600  $\Omega$  loads with supply voltages varying from  $\pm 18$  volts to  $\pm 20$  volts. Notice that with  $\pm 18$  volt supplies the distortion is fairly high, while with  $\pm 20$  volt supplies it is a very low 0.0007%.




Figure 5. THD + Noise vs. Supply Voltage

#### Noise

The voltage noise density of the OP275 is below 7 nV/ $\sqrt{\text{Hz}}$  from 30 Hz. This enables low noise designs to have good performance throughout the full audio range. Figure 6 shows a typical OP275 with a 1/f corner at 2.24 Hz.




Figure 6. 1/f Noise Corner,  $V_S = \pm 15 \text{ V}$ ,  $A_V = 1000 \text{ }$ 

REV. A -7-

### **OP275**

#### **Noise Testing**

For audio applications the noise density is usually the most important noise parameter. For characterization the OP275 is tested using an Audio Precision, System One. The input signal to the Audio Precision must be amplified enough to measure it accurately. For the OP275 the noise is gained by approximately 1020 using the circuit shown in Figure 7. Any readings on the Audio Precision must then be divided by the gain. In implementing this test fixture, good supply bypassing is essential.




Figure 7. Noise Test Fixture

#### **Input Overcurrent Protection**

The maximum input differential voltage that can be applied to the OP275 is determined by a pair of internal Zener diodes connected across its inputs. They limit the maximum differential input voltage to  $\pm 7.5$  V. This is to prevent emitter-base junction breakdown from occurring in the input stage of the OP275 when very large differential voltages are applied. However, in order to preserve the OP275's low input noise voltage, internal resistances in series with the inputs were not used to limit the current in the clamp diodes. In small signal applications, this is not an issue; however, in applications where large differential voltages can be inadvertently applied to the device, large transient currents can flow through these diodes. Although these diodes have been designed to carry a current of  $\pm 5$  mA, external resistors as shown in Figure 8 should be used in the event that the OP275's differential voltage were to exceed  $\pm 7.5$  V.




Figure 8. Input Overcurrent Protection

#### **Output Voltage Phase Reversal**

Since the OP275's input stage combines bipolar transistors for low noise and p-channel JFETs for high speed performance, the output voltage of the OP275 may exhibit phase reversal if either of its inputs exceed its negative common-mode input voltage. This might occur in very severe industrial applications where a sensor, or system, fault might apply very large voltages on the inputs of the OP275. Even though the input voltage range of the OP275 is  $\pm 10.5$  V, an input voltage of approximately –13.5 V will cause output voltage phase reversal. In inverting amplifier configurations, the OP275's internal 7.5 V input clamping diodes will prevent phase reversal; however, they will not prevent

this effect from occurring in noninverting applications. For these applications, the fix is a simple one and is illustrated in Figure 9. A 3.92 k $\Omega$  resistor in series with the noninverting input of the OP275 cures the problem.




Figure 9. Output Voltage Phase Reversal Fix

#### Overload, or Overdrive, Recovery

Overload, or overdrive, recovery time of an operational amplifier is the time required for the output voltage to recover to a rated output voltage from a saturated condition. This recovery time is important in applications where the amplifier must recover quickly after a large abnormal transient event. The circuit shown in Figure 10 was used to evaluate the OP275's overload recovery time. The OP275 takes approximately 1.2  $\mu$ s to recover to  $V_{OUT}$  = +10 V and approximately 1.5  $\mu$ s to recover to  $V_{OUT}$  = -10 V




Figure 10. Overload Recovery Time Test Circuit

#### **Measuring Settling Time**

The design of OP275 combines high slew rate and wide gain-bandwidth product to produce a fast-settling ( $t_S < 1~\mu s$ ) amplifier for 8- and 12-bit applications. The test circuit designed to measure the settling time of the OP275 is shown in Figure 11. This test method has advantages over false-sum node techniques in that the actual output of the amplifier is measured, instead of an error voltage at the sum node. Common-mode settling effects are exercised in this circuit in addition to the slew rate and bandwidth effects measured by the false-sum-node method. Of course, a reasonably flat-top pulse is required as the stimulus

The output waveform of the OP275 under test is clamped by Schottky diodes and buffered by the JFET source follower. The signal is amplified by a factor of ten by the OP260 and then Schottky-clamped at the output to prevent overloading the oscilloscope's input amplifier. The OP41 is configured as a fast integrator which provides overall dc offset nulling.

#### **High Speed Operation**

-8-

As with most high speed amplifiers, care should be taken with supply decoupling, lead dress, and component placement. Recommended circuit configurations for inverting and noninverting applications are shown in Figures 12 and Figure 13.

REV. A




Figure 11. OP275's Settling Time Test Fixture




Figure 12. Unity Gain Follower




Figure 13. Unity Gain Inverter

In inverting and noninverting applications, the feedback resistance forms a pole with the source resistance and capacitance ( $R_S$  and  $C_S$ ) and the OP275's input capacitance ( $C_{\rm IN}$ ), as shown in Figure 14. With  $R_S$  and  $R_F$  in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor,  $C_{\rm FB}$ , in parallel and  $R_{\rm FB}$  eliminates this problem. By setting  $R_S$  ( $C_S+C_{\rm IN}$ ) =  $R_{\rm FB}C_{\rm FB}$ , the effect of the feedback pole is completely removed.




Figure 14. Compensating the Feedback Pole

#### **Attention to Source Impedances Minimizes Distortion**

Since the OP275 is a very low distortion amplifier, careful attention should be given to source impedances seen by both inputs. As with many FET-type amplifiers, the p-channel JFETs in the OP275's input stage exhibit a gate-to-source capacitance that varies with the applied input voltage. In an inverting configuration, the inverting input is held at a virtual ground and, as such, does not vary with input voltage. Thus, since the gate-to-source voltage is constant, there is no distortion due to input capacitance modulation. In noninverting applications, however, the gate-to-source voltage is not constant. The resulting capacitance modulation can cause distortion above 1 kHz if the input impedance is  $\geq$  2 k $\Omega$  and unbalanced.

Figure 15 shows some guidelines for maximizing the distortion performance of the OP275 in noninverting applications. The best way to prevent unwanted distortion is to ensure that the parallel combination of the feedback and gain setting resistors ( $R_{\rm F}$  and  $R_{\rm G}$ ) is less than 2 k $\Omega$ . Keeping the values of these resistors small has the added benefits of reducing the thermal noise




Figure 15. Balanced Input Impedance to Minimize Distortion in Noninverting Amplifier Circuits

REV. A \_9\_

### **OP275**

of the circuit and dc offset errors. If the parallel combination of  $R_F$  and  $R_G$  is larger than 2  $k\Omega$ , then an additional resistor,  $R_S$ , should be used in series with the noninverting input. The value of  $R_S$  is determined by the parallel combination of  $R_F$  and  $R_G$  to maintain the low distortion performance of the OP275.

#### **Driving Capacitive Loads**

The OP275 was designed to drive both resistive loads to  $600\,\Omega$  and capacitive loads of over  $1000\,pF$  and maintain stability. While there is a degradation in bandwidth when driving capacitive loads, the designer need not worry about device stability. The graph in Figure 16 shows the 0 dB bandwidth of the OP275 with capacitive loads from 10 pF to  $1000\,pF$ .




Figure 16. Bandwidth vs. CLOAD

#### High Speed, Low Noise Differential Line Driver

The circuit of Figure 17 is a unique line driver widely used in industrial applications. With  $\pm 18$  V supplies, the line driver can deliver a differential signal of 30 V p-p into a 2.5 k $\Omega$  load. The high slew rate and wide bandwidth of the OP275 combine to yield a full power bandwidth of 130 kHz while the low noise front end produces a referred-to-input noise voltage spectral density of 10 nV/ $\overline{\text{Hz}}$ .




Figure 17. High Speed, Low Noise Differential Line Driver

The design is a transformerless, balanced transmission system where output common-mode rejection of noise is of paramount

importance. Like the transformer based design, either output can be shorted to ground for unbalanced line driver applications without changing the circuit gain of 1. Other circuit gains can be set according to the equation in the diagram. This allows the design to be easily set to noninverting, inverting, or differential operation.

#### A 3-Pole, 40 kHz Low-Pass Filter

The closely matched and uniform ac characteristics of the OP275 make it ideal for use in GIC (Generalized Impedance Converter) and FDNR (Frequency-Dependent Negative Resistor) filter applications. The circuit in Figure 18 illustrates a linear-phase, 3-pole, 40 kHz low-pass filter using an OP275 as an inductance simulator (gyrator). The circuit uses one OP275 (A2) and A3) for the FDNR and one OP275 (A1 and A4) as an input buffer and bias current source for A3. Amplifier A4 is configured in a gain of 2 to set the pass band magnitude response to 0 dB. The benefits of this filter topology over classical approaches are that the op amp used in the FDNR is not in the signal path and that the filter's performance is relatively insensitive to component variations. Also, the configuration is such that large signal levels can be handled without overloading any of the the filter's internal nodes. As shown in Figure 19, the OP275's symmetric slew rate and low distortion produce a clean, wellbehaved transient response.




Figure 18. A 3-Pole, 40 kHz Low-Pass Filter




Figure 19. Low-Pass Filter Transient Response

-10- REV. A

OP275 SPICE Model				* POLE/ZERO PAIR AT 1.5 MHz/2.7 MHz								
* * Node assignments						R8	21	98	1E-3			
*			noninverti				R9	21	22	1.25E-3		
*			inver	ting in			C4	22	98	47.2E-12		
*				positi	ve supp		G2	98	21	18	28	1E-3
*					_	ive supply	*					
* *						output 	* POLE AT 100 MHz					
*							R10	23	98	1		
SUBO	CKT C	)P275	1 2	99	50	34	C5	23	98	1.59E-9		
*		712.5		,,	30	J.	G3	98	23	21	28	1
* INP	UT ST	TAGE 8	k POLE AT	100 M	Hz		*					
R3	5	51	2.188				^ POL *	LE A I	100 M	HZ		
R4	6	51	2.188				R11	24	98	1		
CIN	1	2	3.7E-12				C6	24	98	1.59E-9		
CM1	1	98	7.5E-12				G4	98	24	23	28	1
CM2	2	98	7.5E-12				*					
C2	5	6	364E-12						N-MOI	DE GAIN N	ETWO	RK WITH ZERO AT
I1	97	4	100E-3				1 kHz					
IOS	1	2	1E-9				*					
EOS	9	3	POLY(1)	26	28	0.5E-3 1	R12	25	26	1E6	_	
Q1	5	2	7	QX			C7	25	26	1.5915E-1	.2	
Q2	6	9	8	QX			R13	26	98	1		
R5	7	4	1.672				E2 *	25	98	POLY(2)	1 98	2 98 0 2.50 2.50
R6	8	4	1.672					E A E	100 15			
D1	2	36	DZ				* POI	LE A I	100 M	Hz		
D2	1	36	DZ	0				27	00	1		
EN	3	1	10	0 0	1		R14	27 27	98	1 505.0		
GN1 GN2	0	2 1	13 16	0	1E-3 1E-3		C8 G5	21 98	98 27	1.59E-9 24	28	1
GN2 ★	U	1	10	U	1E-3		*	90	21	24	20	1
EREF		0	28	0	1			ГРИТ	STAG	Е		
EP	97	0	99	0	1		*					
EM	51	0	50	0	1		R15	28	99	100E3		
*		7.1010	FOLIDOR				R16	28	50	100E3		
* VOI	TAGI	E NOIS	E SOURCE				C9	28	50 50	1E-6		
DN1	35	10	DEN				ISY R17	99 29	50 99	1.85E-3 100		
DN1 DN2		11	DEN				R17	29 29	50	100		
VN1	10 35	0	DEN	2			L2	29 29	34	100 1E-9		
VN1 VN2	0	11	DC	2			G6	32	50	27	29	10E-3
*	U	11	DC	2			G7	33	50	29	27	10E-3
* CUI	RFN	T NOIS	SE SOURCE	i			G8	29	99	99	27	10E-3
*	au.	111010	Locker	•			G9	50	29	27	50	10E-3
DN3	12	13	DIN				V4	30	29	1.3	30	102 3
DN4	13	14	DIN				V5	29	31	3.8		
VN3	12	0	DC	2			F1	29	0	V4	1	
VN4	0	14	DC	2			F2	0	29	V5	1	
*							D5	27	30	DX		
* CUI	RREN	Γ ΝΟΙ	SE SOURCE	E			D6	31	27	DX		
*							D7	99	32	DX		
DN5	15	16	DIN				D8	99	33	DX		
DN6	16	17	DIN				D9	50	32	DY		
VN5	15	0	DC	2			D10	50	33	DY		
VN6	0	17	DC	2			*	DET C	TICES			
* * MODELS USED  * GAIN STAGE & DOMINANT POLE AT 32 Hz												
*								DEL Q		NP(BF=5E5	)	
R7	18	98	1.09E6					DEL D		(IS=1E-12)		
C3	18	98	4.55E-9					DEL D	Y D	(IS=1E-15		
G1	98	18	5	6	4.57E	L-1	.MOD	DEL D	Z D	(IS=1E-15 )	BV=7.0	)
V2	97	19	1.35						EN D			5K KF=1.95E-15 AF=1)
V3	20	51	1.35					DEL D	IN D	(IS=1E-12	RS=268	3 KF=1.08E-15 AF=1)
D3	18	19	DX				.END	S				
D4	20	18	DX									

REV. A -11-

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

-12-

