12W AUDIO AMPLIFIER

The TDA2006 is a monolithic integrated circuit in Pentawatt package, intended for use as a low frequency class "AB" amplifier. At \pm 12V, d = 10% typically it.provides 12W output power on a 4 Ω load and 8W on a 8 Ω . The TDA2006 provides high output current and has very low harmonic and cross-over distortion. Further the device incorporates an original (and patented) short circuit protection system comprising an arrangement for automatically limiting the dissipated power so as to keep the working point of the output transistors within their safe operating area. A conventional thermal shutdown

SGS-THOMSON MICROELLECTRONICS

system is also included. The TDA2006 is pin to pin equivalent to the TDA2030.



ABSOLUTE MAXIMUM RATINGS

| V _s ' | Supply voltage | ± 15 | V |
|------------------|---|------------|----|
| Vi | Input voltage | Vs | |
| Vi | Differential input voltage | ± 12 | V |
| 1 | Output peak current (internally limited) | 3 | A |
| Ptot | Power dissipation at $T_{case} = 90^{\circ}C$ | 20 | W |
| T_{stg}, T_j | Storage and junction temperature | -40 to 150 | °C |
| | | | |

TEST AND APPLICATION CIRCUIT



CONNECTION DIAGRAM



SCHEMATIC DIAGRAM



THERMAL DATA

| R | Thermal resistance junction-case | max | 3 | °C/W |
|----------|----------------------------------|---------|---|------|
| th-jcase | | IIIIIIA | 0 | 0/11 |

ELECTRICAL CHARACTERISTICS (Refer to the test circuit; $V_s = \pm 12V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

| | Paremeter | Test Conditions | Min. | Тур. | Max. | Unit |
|----------------|---------------------------------------|---|------|------------------|-------|----------|
| Vs | Supply voltage | | ± 6 | | ± 15 | v |
| ld | Quiescent drain current | | | 40 | 80 | mA |
| 1 _b | Input bias current | | | 0.2 | 3 | μA |
| Vos | Input offset voltage | $V_s = \pm 15V$ | | ± 8 | | mV |
| los | Input offset current | | | ± 80 | | nA |
| Vos | Output offset voltage | | | ± 10 | ± 100 | mV |
| Po | Output power | d = 10% f = 1KHz R _L = 4Ω R _L = 8Ω | 6 | 12 8 | | w w |
| d | Distortion | $P_{o} = 0.1 \text{ to 8W}$ $R_{L} = 4\Omega$ $f = 1 \text{ KHz}$ | | 0.2 | | % |
| | | P _o = 0.1 to 4W R _L = 8Ω f = 1KHz | | 0.1 | 1 | % |
| Vi | Input sensitivity | Po = 10W f = 1KHz Po = 6W RL = 4Ω Po = 6W RL = 8Ω | | 200 220 | | m∨ m∨ |
| 8 | Frequency response (-3dB) | $P_0 = 8W$ $R_L = 4\Omega$ | | 20 Hz to 100 KHz | | |
| Ri | Input resistance (pin 1) | | 0.5 | 5 | | MΩ |
| Gv | Voltage gain (open loop) | f = 1KHz | | 75 | | dB |
| Gv | Voltage gain (closed loop) | | 29.5 | 30 | 30.5 | dB |
| e _N | Input noise voltage | B (-3dB) = 22Hz to 22KHz | 2 | 3 | 10 | μV |
| ĪN | Input noise current | R _L = 4Ω | | 80 | 200 | pА |
| SVR | Supply voltage rejection | $R_{L} = 4\Omega$ $R_{g} = 22K\Omega$ $f_{r pple} = 100Hz (*)$ | 40 | 50 | | dB |
| Id | Drain current | $\begin{array}{c} P_{o} = 12W & R_{L} = 4\Omega \\ P_{o} = 8W & R_{L} = 8\Omega \end{array}$ | | 850 500 | | mA mA |
| тј | Thermal shutdown junction temperature | | | | 145 | °C |

(*) Referring to Fig. 15, single supply.





Fig. 3 - Distortion vs. frequency



Fig. 4 – Distortion vs. frequency



Fig. 5 – Sensitivity vs. output power



Fig. 6 - Sensitivity vs. output power



Fig. 7 – Frequency response with different values of the rolloff capacitor C_8 (see fig. 13)



Fig. 8 - Value of C_8 vs. voltage gain for different bandwidths (see fig. 13)



SGS-THOMSON MICROELECTRONICS Fig. 9 - Quiescent current vs. supply voltage



4/9

Fig. 10 - Supply voltage rejection vs. voltage gain



Fig. 11 - Power dissipation and efficiency vs. output power



Fig. 12 - Maximum power dissipation vs. supply voltage (sine wave operation)



Fig. 13 - Application circuit with split power supply

Fig. 14 – P.C. board and component layout for the circuit of fig. 13





Fig. 15 - Application circuit with single power supply

Fig. 16 - P.C. board and component layout for the circuit of fig. 15



Fig. 17 - Bridge amplifier configuration with split power supply (Po = 24W, $V_s = \pm 12V$)





6/9

PRACTICAL CONSIDERATION

Printed circuit board

The layout shown in Fig. 14 should be adopted by the designers. If different layout are used, the ground points of input 1 and input 2 must be well decoupled from ground of the output on which a rather high current flows.

Assembly suggestion

No electrical isolation is needed between the package and the heat-sink with single supply voltage configuration.

Application suggestion

The recommended values of the components are the ones shown on application circuits of Fig. 13. Different values can be used. The following table can help the designers.

| Component | Recommended value | Purpose | Larger than recommended value | Smaller than recommended value |
|-------------------------------|-----------------------|--------------------------------|--|---------------------------------------|
| R ₁ | 22 ΚΩ | Closed loop gain setting | Increase of gain | Decrease of gain (*) |
| R ₂ | 680Ω | Closed loop gain setting | Decrease of gain (*) | Increase pf gain |
| R ₃ | 22 ΚΩ | Non inverting input biasing | Increase of input impedance | Decrease of input impedance |
| R ₄ | 1Ω | Frequency stability | Danger of oscillation at high frequencies with inductive loads | |
| R ₅ | 3 R ₂ | Upper frequency cutoff | Poor high frequencies attenuation | Danger of oscillation |
| C ₁ | 2.2 µF | Input DC decoupling | | Increase of low freqencies cut off |
| C ₂ | 22 µF | Inverting input DC decoupling | | Increase of low frequencies cutoff |
| C ₃ C ₄ | 0.1 µF | Supply voltage by pass | | Danger of oscillation |
| C ₅ C ₆ | 100 µF | Supply voltage by pass | | Danger of oscillation |
| C7 | 0.22 µF | Frequency stability | | Danger of oscillation |
| C ₈ | $\frac{1}{2\pi BR_1}$ | Upper frequency cutoff | Lower bandwidth | Larger bandwidth |
| D_1D_2 | 1N4001 | To protect the device ag | ainst output voltage spikes. | |

(*) Closed loop gain must be higher than 24dB



SHORT CIRCUIT PROTECTION

The TDA2006 has an original circuit which limits the current of the output transistors. Fig. 18 shows that the maximum output current is a function of the collector emitter voltage; hence the output transistors work within their safe operating area (Fig. 19). This function can therefore be considered as being peak power limiting rather than simple current limiting.

It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

Fig. 18 – Maximum output current vs. voltage $V_{Ce(sat)}$ across each output transistor



Fig. 19 – Safe operating area and collector characteristics of the protected power transistor



5-0764/1

THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- 1) An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_1 cannot be higher than 150°C.
- 2) The heatsink can have a smaller factor of

safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature.

If for any reason, the junction temperature increases up to 150°C, the thermal shutdown simply reduces the power dissipation and the current consumption.



Fig. 20 – Output power and drain current vs. case temperature ($R_{\perp} = 4\Omega$)

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 22 shows the

Fig. 21 - Output power and drain current vs. case temperature ($R_1 = 8\Omega$)



dissipable power as a function of ambient temperature for different thermal resistances.

Fig. 22 - Maximum allowable power dissipation vs. ambient temperature

Fig. 23 - Example of heatsink



Dimension suggestion

The following table shows the lenght of the heatsink in fig. 23 for several values of $\rm P_{tot}$ and $\rm R_{th}$.

| P _{tot} (W) | 12 | 8 | 6 |
|---------------------------------------|-----|-----|-----|
| Lenght of heatsink (mm) | 60 | 40 | 30 |
| R _{th} of heatsink (°C/W) | 4.2 | 6.2 | 8.3 |

