

CMOS 8-Bit Microcontroller


TMP86CS44U

The TMP86CS44 are the high-speed, high-performance and low-power consumption 8-bit microcomputer, including ROM, RAM, multi-function timer/counter, serial interface a 10-bit AD converter on chip.

Product No.	ROM	RAM	Package	OTP MCU
TMP86CS44U	60 K × 8 bits	1 K × 8 bits	P-LQFP44-1010-0.80A	TMP86PS44U

Features

- ◆ 8-bit single chip microcomputer TLCS-870/C series
- ◆ Instruction execution time: 0.25 μ s (at 16 MHz)
122 μ s (at 32.768 kHz)
- ◆ 132 types and 731 basic instructions
- ◆ 19 interrupt sources (External: 6, Internal: 13)
- ◆ Input/Output ports (35 pins)
- ◆ 16-bit timer counter: 2 ch
 - Timer, Event counter, Pulse width measurement, Programmable Pulse Generator (PPG), External-trigger Window modes
- ◆ 8-bit timer counter: 2 ch
 - Timer, PWM, PPG, PDO, Event counter modes
- ◆ Time Base Timer
- ◆ Divider output
- ◆ Watchdog Timer
 - Interrupt source/reset output (programmable)




000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


- ◆ Serial interface
 - 8-bit SIO: 1 ch
 - 8-bit UART: 1 ch
- ◆ 10-bit successive approximation type AD converter
 - Analog input: 8 ch
- ◆ 8-bit DA converter
 - Analog output: 1 ch
- ◆ Key On Wake Up: 4 ch
- ◆ Dual clock operation
 - Single/Dual-clock mode
- ◆ Nine power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
 - SLOW1 mode: Low power consumption operation using low-frequency clock.
 - SLOW2 mode: Low power consumption operation using high and low frequency clock.
 - IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer. Release by falling edge of the clock which is set by TBTCCR (TBTCK).
 - IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-Timer. Release by falling edge of the clock which is set by TBTCCR (TBTCK).
 - SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
 - SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
- ◆ Wide operating voltage: 4.5 to 5.5 V at 16 MHz/32.768 kHz
2.7 to 5.5 V at 8 MHz/32.768 kHz

Pin Assignments (Top View)

P-LQFP44-1010-0.80A



Block Diagram



Pin Functions

Pin Name	I/O	Functions		
P07 (INT4)	I/O (Input)	8-bit I/O port. When used as input port, external interrupt input, serial clock input/output, serial data input/output and timer/counter 4 input/output, the latch must be set to "1".	External interrupt input	
P06 ($\overline{\text{SCK}}$)	I/O (Input/Output)		SIO input/output	
P05 (SI)	I/O (Input)			
P04 (SO)	I/O (Output)		UART Data output	
P03 (TXD)	I/O (Output)		UART Data input	
P02 (RXD)	I/O (Input)		Timer/Counter input PPG output, PWM output, PDO output	
P01 ($\overline{\text{PWM4/TC4/}}$ $\overline{\text{PDO4/PPG4}}$)	I/O (Input/Output)		External interrupt input	
P00 (INT0)	I/O (Input)		—	
P17	I/O	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. An output latch is set to "1" when using it as a functional terminal.	Timer/Counter input	
P16 (TC2)	I/O (Input)		External interrupt input	
P15 (INT3)	I/O (Input)		PPG output	
P14 ($\overline{\text{PPG}}$)	I/O (Output)		Divider output	
P13 ($\overline{\text{DVO}}$)	I/O (Output)		External interrupt input, Timer/Counter	
P12 (INT2/TC1)	I/O (Input)		External interrupt input	
P11 (INT1)	I/O (Input)		Timer/Counter input PWM output, PDO output	
P10 ($\overline{\text{PWM3/TC3/}}$ $\overline{\text{PDO3}}$)	I/O (Input/Output)		External interrupt input STOP mode release signal input	
P20 (INT5/STOP1)	I/O (Input)		3-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1".	Resonator connecting pins for low-frequency clock. For inputting external clock, XTIN is used and XTOUT is opened.
P21 (XTIN)	I/O (Input)			
P22 (XTOUT)	I/O (Output)			
P37 (AIN7/STOP5)	I/O (Input)	8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control. When used as analog input, then must be set to "1".	AD converter analog inputs	STOP mode release signal input
P36 (AIN6/STOP4)				
P35 (AIN5/STOP3)				
P34 (AIN4/STOP2)				
P33 (AIN3)				
P32 (AIN2)				
P31 (AIN1)				
P30 (AIN0)			—	
P47	I/O	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.	—	
P46				
P45				
P44				
P43				
P42				
P41				
P40				
TEST	Input	Test pin for out-going test. Be fixed to Low.		
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output		
XIN	Input	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.		
XOUT	Output			
VSS	Power Supply	0.0 [V] (GND)		
VDD		+ 5 V		
AVSS		0.0 [V] AD, DA circuit GND		
AVDD		+ 5 V AD, DA circuit power supply		
DAO	Output	DA converter analog output		

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

1.1 Memory Address Map

The TMP86CS44 memory consist of 4 blocks: ROM, RAM and SFR (Special Function Register). They are all mapped in 64-Kbyte address space. Figure 1-1 shows the TMP86CS44 memory address map. The general-purpose registers are not assigned to the RAM address space.




Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The TMP86CS44 has a 60 K×8 bits (Address 1000_H to FFFF_H) of program memory (mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address trap).

4. Electrical Characteristics

Absolute Maximum Ratings ($V_{SS} = 0\text{ V}$)

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V_{DD}		- 0.3 to 6.5	V
Input Voltage	V_{IN}		- 0.3 to $V_{DD} + 0.3$	
Output Voltage	V_{OUT}		- 0.3 to $V_{DD} + 0.3$	
Output Current (Per 1 pin)	$I_{OUT1\ IOH}$	P1, P3, P4 port	- 1.8	mA
	$I_{OUT2\ IOL}$	P1, P3 port	3.2	
	$I_{OUT3\ IOL}$	P0, P2, P4 port	30	
Output Current (Total)	ΣI_{OUT1}	P1, P3 port	60	
	ΣI_{OUT2}	P0, P2, P4 port	80	
Power Dissipation [$T_{opr} = 85^{\circ}\text{C}$]	PD		250	
Soldering Temperature (Time)	T_{sld}		260 (10 sec)	$^{\circ}\text{C}$
Storage Temperature	T_{stg}		- 55 to 125	
Operating Temperature	T_{opr}		- 40 to 85	

Note: The absolute maximum ratings are rated values, which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition ($V_{SS} = 0\text{ V}$, $T_{opr} = -40\text{ to }85^{\circ}\text{C}$)

Parameter	Symbol	Pins	Condition	Min	Max	Unit
Supply Voltage	V_{DD}		$f_c = 16\text{ MHz}$	NORMAL1, 2 mode	4.5	5.5
				IDLE0,1, 2 mode		
			$f_c = 8\text{ MHz}$	NORMAL1, 2 mode	2.7	
				IDLE0,1, 2 mode		
			$f_c = 4.2\text{ MHz}$	NORMAL1, 2 mode	2.0	
				IDLE0,1, 2 mode		
$f_s = 32.768\text{ kHz}$	SLOW1,2 mode	2.0				
	SLEEP0,1,2 mode					
		STOP mode	2.0			
Input high Level	V_{IH1}	Except Hysteresis input	$V_{DD} \geq 4.5\text{ V}$	$V_{DD} \times 0.70$	V_{DD}	V
	V_{IH2}	Hysteresis input		$V_{DD} \times 0.75$		
	V_{IH3}			$V_{DD} < 4.5\text{ V}$		
Input low Level	V_{IL1}	Except Hysteresis input	$V_{DD} \geq 4.5\text{ V}$	0	$V_{DD} \times 0.30$	
	V_{IL2}	Hysteresis input		$V_{DD} \times 0.25$		
	V_{IL3}			$V_{DD} < 4.5\text{ V}$	$V_{DD} \times 0.10$	
Clock Frequency	f_c	XIN, XOUT	$V_{DD} = 4.5\text{ to }5.5\text{ V}$	1.0	16.0	MHz
			$V_{DD} = 2.7\text{ to }5.5\text{ V}$		8.0	
	f_s	XTIN, XTOUT		30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

DC Characteristics

 $(V_{SS} = 0 \text{ V}, T_{opr} = -40 \text{ to } 85^\circ\text{C})$

Parameter	Symbol	Pins	Condition	Min	Typ.	Max	Unit
Hysteresis Voltage	V_{HS}	Hysteresis input		–	0.9	–	V
Input Current	I_{IN1}	TEST	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}/0 \text{ V}$	–	–	± 2	μA
	I_{IN2}	Sink Open Drain, Tri-state					
	I_{IN3}	$\overline{\text{RESET}}, \overline{\text{STOP}}$					
Input Resistance	R_{IN1}	TEST Pull-Down		–	70	–	$\text{k}\Omega$
	R_{IN2}	$\overline{\text{RESET}}$ Pull-Up		100	200	450	
Output Leakage Current	I_{LO1}	Sink Open Drain	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	–	–	2	μA
	I_{LO2}	Tri-state	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}/0 \text{ V}$	–	–	± 2	
Output High Voltage	V_{OH}	Tri-state Port	$V_{DD} = 4.5 \text{ V}, V_{OH} = -0.7 \text{ mA}$	4.1	–	–	V
Output Low Voltage	V_{OL}	Except XOUT, P0, P2, P4 Port	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	–	–	0.4	
Output Low Current	I_{OL}	High Current Port (P0, P2, P4 Port)	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	–	20	–	mA
Supply Current in NORMAL1, 2 mode	I_{DD}		$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3/0.2 \text{ V}$ $f_c = 16 \text{ MHz}$ $f_s = 32.768 \text{ kHz}$	–	10.5	12	
Supply Current in IDLE0,1, 2 mode				–	5.5	6.5	
Supply Current in SLOW1 mode			$V_{DD} = 3.0 \text{ V}$ $V_{IN} = 2.8/0.2 \text{ V}$ $f_s = 32.768 \text{ kHz}$	–	8	20	
Supply Current in SLEEP1 mode				–	5	15	
Supply Current in SLEEP0 mode				–	4	13	
Supply Current in STOP mode			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3/0.2 \text{ V}$	–	0.5	10	

Note 1: Typical values show those at $T_{opr} = 25^\circ\text{C}$, $V_{DD} = 5 \text{ V}$

Note 2: Input current (I_{IN1} , I_{IN3}); The current through pull-up or pull-down resistor is not included.

Note 3: I_{DD} does not include I_{REF} current.

Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE 0,1,2.

AD Conversion Characteristics

(V_{SS} = 0.0 V, V_{DD} = 4.5 V to 5.5 V, Topr = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}	V _{AREF} = A _{VDD} - A _{VSS}	A _{VDD}	-	A _{VDD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}	A _{VSS} = V _{SS}	V _{DD}			
Analog Input Voltage	V _{AIN}	A _{VSS} = V _{SS} , A _{VDD} = V _{DD}	V _{SS}	-	V _{DD}	
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = 5.5 V V _{SS} = A _{VSS} = 0.0 V	-	0.6	1.0	mA
Non linearity Error		V _{DD} = A _{VDD} = 5.0 V, V _{SS} = A _{VSS} = 0.0 V V _{AREF} = A _{VDD} - A _{VSS}	-	-	± 2	LSB
Zero Point Error			-	-	± 2	
Full Scale Error			-	-	± 2	
Total Error			-	-	± 2	

(V_{SS} = 0.0 V, V_{DD} = 2.7 V to 4.5 V, Topr = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}	V _{AREF} = A _{VDD} - A _{VSS}	A _{VDD}	-	A _{VDD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}	A _{VSS} = V _{SS}	V _{DD}			
Analog Input Voltage	V _{AIN}	A _{VSS} = V _{SS} , A _{VDD} = V _{DD}	V _{SS}	-	V _{DD}	
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = 4.5 V V _{SS} = A _{VSS} = 0.0 V	-	0.5	0.8	mA
Non linearity Error		V _{DD} = A _{VDD} = 2.7 V, V _{SS} = A _{VSS} = 0.0 V V _{AREF} = A _{VDD} - A _{VSS}	-	-	± 2	LSB
Zero Point Error			-	-	± 2	
Full Scale Error			-	-	± 2	
Total Error			-	-	± 2	

(V_{SS} = 0 V, V_{DD} = 2.7 to 4.5 V, Topr = -40 to 85°C)

- Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.
- Note 2: Conversion time is different in recommended value by power supply voltage.
About conversion time, please refer to Figure 2-64.
- Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} - V_{SS}.
When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.
- Note 4: Analog Reference Voltage Range: $\Delta V_{AREF} = A_{VDD} - A_{VSS}$

DA Conversion Characteristics

 $(V_{SS} = 0.0\text{ V}, V_{DD} = 4.5\text{ to }5.5\text{ V}, \text{Topr} = -40\text{ to }85^\circ\text{C})$

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference voltage	A_{VDD}	$A_{VDD} = V_{DD}$	4.5	–	5.5	V
	A_{VSS}	$A_{VSS} = V_{SS}$	V_{SS}	–	V_{SS}	
Resolution			–	–	8	Bits
Linearity Error (Note 1)		$A_{VDD} = V_{DD} = 4.5\text{ to }5.5\text{ V}$ $A_{VSS} = V_{SS} = 0\text{ V}$ Load conditions 5 pF, 10 M Ω	–	–	± 5	LSB
Settling Time					4	ms
Reference Current (DA Power Dissipation) (Note 2)	I_{DREF}	No load, $V_{DD} = 5.5\text{ V}$, $f_c = 16\text{ MHz}$	–	350	500	μA
DAO Output Current (Note 3)	I_{DAO}	$A_{VDD} = V_{DD} = 4.5\text{ V}$ $A_{VSS} = V_{SS} = 0\text{ V}$ No load 0.5 V bias when inputting 7FH	14	19	–	

DA Conversion Characteristics

 $(V_{SS} = 0.0\text{ V}, V_{DD} = 2.7\text{ to }4.5\text{ V}, \text{Topr} = -40\text{ to }85^\circ\text{C})$

Parameter	Symbol	Condition	Min	Typ.	Max	Unit	
Analog Reference voltage	A_{VDD}	$A_{VDD} = V_{DD}$	2.7	–	4.5	V	
	A_{VSS}	$A_{VSS} = V_{SS}$	V_{SS}	–	V_{SS}		
Resolution			–	–	8	Bits	
Linearity Error (Note 1)		$A_{VDD} = V_{DD} = 2.7\text{ to }4.5\text{ V}$ $A_{VSS} = V_{SS} = 0\text{ V}$ Load conditions 5 pF, 10 M Ω	$-10^\circ\text{C} \leq T_a \leq 85^\circ\text{C}$	–	–	+5	LSB
			$-40^\circ\text{C} \leq T_a < -10^\circ\text{C}$	–	–	+5	
Settling Time					6	ms	
Reference Current (DA Power Dissipation) (Note 2)	I_{DREF}	No load, $V_{DD} = 2.7\text{ V}$, $f_c = 8\text{ MHz}$	–	200	300	μA	
DAO Output Current (Note 3)	I_{DAO}	$A_{VDD} = V_{DD} = 2.7\text{ V}$ $A_{VSS} = V_{SS} = 0\text{ V}$ No load 0.5 V bias when inputting 7FH	0.4	5.3	–		

Note 1: In linearity error measurements, the first code (00_H, 01_H) and the last code (FE_H, FF_H) are excluded.

Note 2: DA converter power dissipation

Note 3: DAO current drive capability

AC Characteristics

 $(V_{SS} = 0\text{ V}, V_{DD} = 4.5\text{ to }5.5\text{ V}, T_{opr} = -40\text{ to }85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	t _{cy}	NORMAL1, 2 mode	0.25	-	4	μs
		IDLE0, 1, 2 mode				
		SLOW1, 2 mode	117.6	-	133.3	
		SLEEP0, 1, 2 mode				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input) f _c = 16 MHz	-	31.25	-	ns
Low Level Clock Pulse Width	t _{WCL}					
High Level Clock Pulse Width	t _{WSH}	For external clock operation (XTIN input) f _s = 32.768 kHz	-	15.26	-	μs
Low Level Clock Pulse Width	t _{WSL}					

 $(V_{SS} = 0\text{ V}, V_{DD} = 2.7\text{ to }4.5\text{ V}, T_{opr} = -40\text{ to }85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	t _{cy}	NORMAL1, 2 mode	0.5	-	4	μs
		IDLE0, 1, 2 mode				
		SLOW1, 2 mode	117.6	-	133.3	
		SLEEP0, 1, 2 mode				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input) f _c = 8 MHz	-	62.5	-	ns
Low Level Clock Pulse Width	t _{WCL}					
High Level Clock Pulse Width	t _{WSH}	For external clock operation (XTIN input) f _s = 32.768 kHz	-	15.26	-	μs
Low Level Clock Pulse Width	t _{WSL}					

Recommended Oscillating Conditions - 1


 $(V_{SS} = 0\text{ V}, V_{DD} = 4.5\text{ to }5.5\text{ V}, T_{opr} = -40\text{ to }85^{\circ}\text{C})$

Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator		Recommended Constant	
					C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	16 MHz	MURATA	CSA16.00MXZ040	10 pF	10 pF
		8 MHz	MURATA	CSA8.00MTZ	30 pF	30 pF
				CST8.00MTW	30 pF (built-in)	30 pF (built-in)
4.19 MHz	MURATA	CSA4.19MG	30 pF	30 pF		
		CST4.19MGW	30 pF (built-in)	30 pF (built-in)		
Low-frequency Oscillation	Crystal Oscillator	32.768 kHz	SII	VT-200	6 pF	6 pF


Recommended Oscillating Conditions - 2

 $(V_{SS} = 0\text{ V}, V_{DD} = 2.7\text{ to }5.5\text{ V}, T_{opr} = -40\text{ to }85^{\circ}\text{C})$

Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator		Recommended Constant	
					C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	8 MHz	MURATA	CSA8.00MTZ	30 pF	30 pF
				CST8.00MTW	30 pF (built-in)	30 pF (built-in)
4.19 MHz	MURATA	CSA4.19MG	30 pF	30 pF		
		CST4.19MGW	30 pF (built-in)	30 pF (built-in)		



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note 1: An electrical shield by metal shield plate on the surface of IC package is recommended in order to protect the device from the high electric field stress applied from CRT (Cathodic Ray Tube) for continuous reliable operation.

Note 2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;
<http://www.murata.co.jp/search/index.html>