CMOS 8-Bit Microcontroller

TMP87CS64F, TMP87CP64F, TMP87CM64F

The 87CS64/CP64/CM64 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain CPU core, large ROM, RAM, input/output ports, a 8-bit A/d converter, six multi-function timer/counters, three serial interfaces, and two clock generators on chip.

Part No	ROM	RAM	Package	OTP MCU
TMP87CS64F	60 K x 8-bit	2 K x 8-bit		
TMP87CP64F	48 K x 8-bit		P-QFP100-1420-0.65A	TMP87PS64F
TMP87CM64F	32 K x 8-bit	1 K x 8-bit		

Features

- 8-bit single chip microcomputer TLCS-870 Series
- Instruction execution time: $0.5 \,\mu s$ (at 8.0 MHz / 4.5 V to 5.5 V)
 - 0.95 µs (at 4.2 MHz / 2.7 V to 5.5 V)
 - 122 µs (at 32 kHz / 2.7 V to 5.5 V)

412 basic instructions

- Multiplication and Division (8 bits \times 8 bits , 16 bits \div 8 bits): 3.5 μ s (at 8.0 MHz)
- Bit manipulations (Set/Clear/Complement/Load/Store/Test/Exclusive OR)
- 16-bit data operations
- 1-byte jump/subroutine-call (Short relative jump / Vector call)
- 15 interrupt sources (External: 5, Internal: 9, External/Internal: 1)
 - All sources have independent latches each, and nested interrupt control is available.
 - 3 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- 12 Input/Output ports (90 pins)
 - High current output: 16 pins (typ. 20 mA)
- Two 16-bit Timer/Counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- Three 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
- Three 8-bit Serial Interfaces
 - Each 8 bytes transmit/receive data buffer (2 channels)
 - Each 32 bytes transmit/receive data buffer (1 channels)
 - Internal/external serial clock, and 4/8-bit mode

8-bit successive approximate type A/D converter with sample and hold

- 16 analog inputs
- Conversion time: 23 μs (at 8.0 MHz)




980910EBP2


- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability
- For a discussion of how the reliability of microcontrollers can be predicted, please reter to Section 1.3 of the chapter entitied Quality and Keliability Assurance/Handling Precautions. TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook. The products described in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is subject to change without notice.

TOSHIBA

Dual clock operation

- Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
 - SLOW mode: Low power consumption operation on low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU Stops, and Peripherals operation using low-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU Stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP mode: CPU Stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ◆Emulation Pod: BM87CS64F0A





Pin Function

Pin Name	Input / Output	FUnc	tion
P07 - P00	I/O	8-bit programmable input/output port (tri-	
P17, P16		state).	
P15 (TC2)	l/O (Input)	Each bit of these ports can be individually	Timer/Counter 2 input
P14 (PPG)	l/O (Output)	configured as an input or an output under	Programmable pulse generator output
P13 (DVO)		software control.	Divider output
P12 (INT2/TC1)	l/O (Input)	When used as timer/counter input or	External interrupt input 2 or Timer/Counter
		external interrupt input, the latch must be	1 input
P11 (INT1)		set to "0". When used as PPG output or	External interrupt input 1
P10 (INTO)		divider output, the latch must be set to "1".	External interrupt input 0
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.8 kHz). For
P21 (XTIN)	I/O (Input)	When used as input port, the latch must be	inputting external clock, XTIN is used and
(,		set to "1".	XTOUT is opened.
P20 (INT5/STOP)			External interrupt input 5 or STOP mode
120 (1113/51017)			release signa. input.
P37 - P30	I/O	8-bit input/output port (high current output p	
107 100		When used as input port, the latch must be se	
P47 (SO2A)	I/O (Output)	8-bit input/output port, the latch must be se	SIO2 serial data output A
P46 (SI2A)	I/O (Input)	When used as input port or SIO	
P45 (SCK2A)	I/O (I/O)	input/output port, the latch must be set to	SIO2 serial clock input/output A
P44 (SO1A)	//O (Output)	"1".	SIO1 serial data output A
P43 (SI1A)	I/O (Input)	' ·	SIO1 serial data Input A
P43 (STTA) P42 (SCK1A)			
P42 (SCK TA) P41, P40	I/O (I/O) I/O		SIO1 serial clock input/output A
P56 (PWM0/PDO0)	//O (Output)	7-bit input/output port with latch.	8-bit PWM (Timer/Counter 4) output or
	i/O (Output)	When used as input port or SIO	8-bit programmable divider output
P55 (SO0A)		input/output port or PWM output or	
			SIO0 serial data output A
P54 (SIOA)	I/O (Input)	divider output or external interrupt or	SIO0 serial data input A
P53 (SCK0A)	I/O (I/O)	timer/counter input, the latch must be set	SIO0 serial clock input/output A
P52 (PWM1/POD1)	I/O (Output)	to "1".	8-bit PWM (Timer/Counter 5) output or
			8-bit programmable divider output
P51 (TC4)	l/O (Input)		Timer/Counter 4 input
P50 (INT3/TC3)			External interrupt input 3 or Timer/Counter
			3 input
P67 (AIN07)	I/O (Input)	Two 8-bit programmable input/output	A/D converter analog inputs
-		ports (tri-state).	
P60 (AIN00)		Each bit of these ports can be individually	
P77 (AIN17)		configured as an input or an output under	
-		software control.	
P70 (AIN10)		When used as analog input, the latch must	
		be set to "0".	
P87, P86	1/0	Two 8-bit input/output port with latch.	
P85 (SO2B)	I/O (Output)	When used as input port or SIO	SIO2 serial data output B
P84 (SI2B)	l/O (Input)	input/output port, the latch must be set to	SIO2 serial data input B
P83 (SCK2B)	I/O (I/O)	"1".	SIO2 serial clock input/output B
P82 (SO1B)	I/O (Output)		SIO1 serial data output B
P81 (SI1B)			CIO1 applet data in mut D
	l/O (Input)		SIO1 serial data input B
P80 (SCK1B)	I/O (I/O)		SIO1 serial clock input/output B
P80 (SCK1B) P97 - P93	I/O (I/O) I/O		SIO1 serial clock input/output B
P80 (SCK1B) P97 - P93 P92 (SO0B)	I/O (I/O)		
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B)	I/O (I/O) I/O		SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B)	I/O (I/O) I/O I/O (Output)		SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B)	I/O (I/O) I/O I/O (Output) I/O (Input)	8-bit input/output port with latch. When use	SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1".
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B)	/O (/O) /O /O (Output) /O (Input) /O (/O)	8-bit input/output port (high current output p	SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1".
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B) PA7 - PA0	/O (/O) /O /O (Output) /O (Input) /O (/O)		SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1".
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B) PA7 - PA0	/O (/O) /O /O (Output) /O (Input) /O (/O)	8-bit input/output port (high current output p	SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1". Port) with latch. When used as input port,
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B) PA7 - PA0 PB7 - PB0	//O (I/O) I/O (Output) I/O (Input) I/O (I/O) I/O	8-bit input/output port (high current output p the latch must be set to "1".	SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1". Port) with latch. When used as input port,
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B) PA7 - PA0 PB7 - PB0 XIN, XOUT	//O (I/O) //O //O (Output) //O (Input) //O (I/O) I/O I/O	8-bit input/output port (high current output p the latch must be set to "1". Resonator connecting pins for high-frequency used and XOUT is opened.	SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1". Port) with latch. When used as input port, clock. For inputting external clock, XIN is
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B) PA7 - PA0 PB7 - PB0	//O (I/O) I/O (Output) I/O (Input) I/O (I/O) I/O	8-bit input/output port (high current output p the latch must be set to "1". Resonator connecting pins for high-frequency	SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1". sort) with latch. When used as input port, clock. For inputting external clock, XIN is
P80 (SCK1B) P97 - P93 P92 (SO0B) P91 (SI0B) P90 (SCK0B) PA7 - PA0 PB7 - PB0 XIN, XOUT RESET	//O (I/O) //O //O (Output) //O (Input) //O (I/O) I/O I/O	8-bit input/output port (high current output p the latch must be set to "1". Resonator connecting pins for high-frequency used and XOUT is opened. Reset signal input or watchdog timer output/a	SIO1 serial clock input/output B SIO0 serial data output B SIO0 serial data input B SIO0 serial clock input /output B d as input port, the latch must be set to "1". sort) with latch. When used as input port, clock. For inputting external clock, XIN is

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CS64/CP64/CM64. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

Electrical Characteristics

Absolute Maximum Ratings		(V _{SS} = 0 V)				
Parameter	Symbol	Conditions	Ratings	Unit		
Supply Voltage	V _{DD}		– 0.3 to 6.5	V		
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	V		
Output Voltage	V _{OUT1}		- 0.3 to V _{DD} + 0.3	N		
	V _{OUT2}		– 0.3 to 5.5	V		
	I _{OUT1}	Ports P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, PA	3.2			
Output Current (Per 1pin)	I _{OUT2}	Port P3, PB	30	mA		
	ΣI_{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8, P9, PA	175			
Output Current (Total)	ΣI_{OUT2}	Port P3, PB	120, 120	mA		
Power Dissipation [Topr = 70°C]	PD		350	mW		
Soldering Temperature (time)	Tsld		260 (10 s)	°C		
Storage Temperature	Tstg		– 55 to 125	°C		
Operating Temperature	Topr		– 30 to 60	°C		

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions $(V_{SS} = 0 V, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins		Conditions	Min	Max	Unit
			fc = 8 MHz	NORMAL1, 2 mode	4.5		
				IDLE1, 2 mode	4.5		
			fc = 4.2 MHz	NORMAL1, 2 mode			
Supply Voltage	V _{DD}		TC = 4.2 IVIHZ	IDLE1, 2 mode	2.7	5.5	V
			fs =	SLOW mode	2.7		
			32.768 kHz	SLEEP mode			
				STOP mode	2.0		
	V _{IH1}	Except hysteresis input	- V_{DD} ≥ 4.5 V V_{DD} < 4.5 V		$V_{DD} \times 0.70$	V _{DD}	
Input High Voltage	V _{IH2}	Hysteresis input			$V_{DD} \times 0.75$		V
	V _{IH3}				V _{DD} × 0.90		
	V _{IL1}	Except hysteresis input		″ _{DD} ≧4.5 V		$V_{DD} \times 0.30$	
Input Low Voltage	V _{IL2}	Hysteresis input	V	DD=4.3 V	0	$V_{DD} \times 0.25$	v
	V _{IL3}		V	′ _{DD} <4.5 V		$V_{DD} \times 0.10$	
	fc	XIN, XOUT	V _{DD}	= 4.5 to 5.5 V	0.4	8.0	NALL-
Clock Frequency			V _{DD}	V _{DD} = 2.7 to 5.5 V		4.2	MHz
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note 1: The recommended operating Conditions for a device are operating Conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating Conditions other than the recommended operating Conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating Conditions for the device are always adhered to.

Note2: Clock frequency fc ; The supply voltage range of the Conditions shows the value in NORMAL1, 2 modes and IDLE1, 2 modes.

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis inputs	V _{DD} = 5.0 V	-	0.9	-	V
	I _{IN1}	TEST					
Input Current	I _{IN2}	Open drain ports	$V_{DD} = 5.5 V$ $V_{IN} = 5.5 V / 0 V$	-	-	± 2	μΑ
	I _{IN3}	Tri-state ports					
Input Low Current	IIL	Push-pull ports	$V_{DD} = 5.5 V, V_{IN} = 0.4 V$	-	-	-	mA
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage	I _{LO1}	Sink open drain ports	V _{DD} = 5.5 V, VOUT = 5.5 V	-	_	2	μA
Current	I _{LO2}	Tri-state ports	V_{DD} = 5.5 V, VOUT = 5.5 V/0 V	-	-	± 2	μΑ
Output High Voltage	V _{OL1}	Push-pull ports	V_{DD} = 4.5 V, I_{OH} = -200 μ A	2.4		_	l v
output high voltage	V _{OH2}	Tri- state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	-	-	Ľ
Output Low Voltage	V _{OL}	Except XOUT and port P3, PB	V_{DD} = 4.5 V, I_{OL} = 1.6 mA	-		0.4	
Output Low current	I _{OL3}	Port P3, PB	V _{DD} = 4.5 V, V _{OL} = 1.0 V	-	20	-	V
Supply Current in NORMAL 1 , 2 mode			V _{DD} = 5.5 V fc = 8 MHz	-	11	14	
Supply Current in IDLE 1, 2 mode			fs = 32.768 kHz V _{IN} = 5.3 V / 0 .2 V	-	6	9	
Supply Current in NORMAL 1 , 2 mode			$V_{DD} = 3.0 V$ fc = 4.19 MHz	-	3.5	5.0	
Supply Current in IDLE 1, 2 mode	I _{DD}		fs = 32.768 kHz V _{IN} = 2.8 V / 0 .2 V	-	2.5	3	mA
Supply Current in SLOW mode			$V_{DD} = 3.0 V$	_	30	60	μA
Supply Current in SLEEP mode			fs = 32.768 kHz V _{IN} = 2.8 V / 0 .2 V	-	15	30	μΑ
Supply Current in STOP mode	1		$V_{DD} = 5.5 V$ $V_{IN} = 5.3 V / 0.2 V$	-	0.5	10	μA

Note 1: Typical values show those at Topr = 25 °C. Note 2: Input Current ; The current through pull-up or pull-down resistor is not included. Note 3: I_{DD} ; Except for I_{REF}

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Analog Reference Voltage	V _{AREF}		2.7	_	V _{DD}	
	V _{ASS}	V _{AREF} – V _{ASS} ≧2.5 V	V _{SS}	_	1.5	
Analog Input Voltage	V _{AIN}		V _{ASS}	_	V _{AREF}	v
Analog Supply Current	I _{REF}	V _{AREF} = 5.5 V, V _{ASS} = 0.0 V	_	0.5	1.0	mA
Nonlinearity Error		V _{DD} = 5.0 V, V _{SS} = 0 V V _{AREF} = 5.000 V	_	_	± 1	
Zero Point Error		$V_{ASS} = 0.000 V$	_	_	± 1	
Full Scale Error		$V_{DD} = 2.7 V, V_{SS} = 0 V$	_	_	± 1	LSB
Total Error		V _{AREF} = 2.700 V V _{ASS} = 0.000 V	_	_	± 2]

A / D Conversion Characteristics $(V_{SS} = 0 V, V_{DD} = 2.7 \text{ to } 5.5 V, \text{Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Note: Total Error = total number of each type error excluding guantization error.

A.C. Characteristics $(V_{SS} = 0 V, Topr = -40 to 85^{\circ}C)$						
Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 mode	0.5			
	tcy	In IDLE1, 2 mode	0.5 –		10	
Machine Cycle Time		In SLOW mode	117.0	_	133.3	μs
		In SLEEP mode	117.6			
High Level Clock Pulse Width	t _{WCH}	For external clock operation	50	_	-	
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz				ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7			
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	_	_	μs

 $(V_{SS} = 0 V, V_{DD} = 2.7 \text{ to } 5.5 V, \text{Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 mode	0.95		10	
Mashina Cuala Tima		In IDLE1, 2 mode	0.95	_		
Machine Cycle Time	tcy	In SLOW mode	117.0	_	133.3	μs
		In SLEEP mode	117.6			
High Level Clock Pulse Width	t _{WCH}	For external clock operation	110	_	-	
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 4.2 MHz				ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	147			
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	_	_	μs


Parameter	Osillator	Frequency	Recommender Oscillator		Recommended Condition		
i di diffeter	osiliator Osiliator		Recommender	С ₁	C ₂		
			KYOCERA	KBR8.0M	30 pF	30 pF	
			Standard/Lead Type	CSA8.00MTZ	built-in	built-in	
			(MURATA)	CST8.00MTW	30 pF	30 pF	
	Ceramic Resonator	8 MHz	Standard/SMP Type	CSACS8.00MT	20 -5	20 - 5	
	Ceramic Resonator	010112	(MURATA)		30 pF	30 pF	
Lliab			Standard/Small ChipType	CSTCS8.00MT	built-in	built-in	
High-			(MURATA)		30 pF	30 pF	
frequency		4 MHz	KYOCERA	KBR4.0MS	30 pF	30 pF	
		8 MHz	тоуосом	210B 8.0000			
	Crystal Oscillator	4 MHz	тоуосом	204B 4.0000	20 pF	20 pF	
Low-frequency	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15 pF	15 pF	

Recomended Oscillating Condition-1 (VSS = 0 V, VDD = 4.5 to 5.5 V, Topr = -30 to 70°C)

Recomended Oscillating Condition-2

 $(VSS = 0 V, VDD = 2.7 \text{ to } 5.5 V, Topr = -30 \text{ to } 70^{\circ}C)$

Parameter	Parameter Osillator		Recommender	Recommended Condition		
rarameter			Recommender Oscillator		C ₁	C ₂
			Standard/Lead Type	CSA4.00MG	30 pF	30 pF
	High- Ceramic Resonator	4 MHz	(MURATA)	CST4.00MGW	built-in 30 pF	built-in 30 pF
5			Standard/SMD Type (MURATA)	CSA4.00MGC CSAC4.00MGCM	30 pF	30 pF
frequency				CSTC4.00MG	built-in	built-in
					30 pF	30 pF
				CETCS 4 DOMG	built-in	built-in
			Standard/Small Chip Type	C51C54.00101G	10 pF	10 pF



Note: When it is used in high electrical field, an electrical shield of the package is recommended to retain normal operations.