CMOS 8-Bit Microcontroller

TMP87CS68DF

The TMP87CS68 is the high speed and high performance 8-bit single chip microcomputer. This MCU contains CPU core ROM, RAM, input/output ports, an A/D converter, four multi-function timer/counters, two serial interfaces (SIO and UART), and two clock generators on a chip. The 87CS68 provides high current output capability for LED direct drive.

Part No.	ROM	RAM	Package	OTP MCU
TMP87CS68DF	61184 bytes (60 kbyte-256 byte)	2 kbytes	P-LQFP80-1212-0.50A	TMP87PS68DF

Features

- ◆8-bit single chip microcomputer TLCS-870 series
- Instruction execution time: 0.5 μ s (at 8 MHz, gear ratio 1/1). 122 μ s (at 32.768 kHz)
- 412 basic instructions
 - Multiplication and Division (8 bits x 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations
 - (Set / Clear / Complement / Move / Test / Exclusive or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- 15 interrupt sources (External: 5, Internal: 10)
 - All sources have independent latches each, and nested interrupt control is available.
 - 3edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- 10 Input/Output ports (72 pins)
 - High current output: 7 pins (Typ. 20 mA)
- Two 16-bit Timer/Counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider
- Time Base Timer (Interrupt frequency: 1 Hz to 16384 Hz)
- Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
- 8-bit Serial Interface
 - With 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- 8-bit successive approximate type A/D converter with sample and hold
 - 8 analog inputs
 - Conversion time: 23 μ s / 92 μ s (at 8 MHz, gear ratio 1/1)
- Universal Asynchronous Receive and Transmitter (UART)
- Dual clock operation
- Internal clock select mode (fc, fc/2, fc/4, fc/8) Initial fc operation
- ◆Key on Wake-Up

980910EBP1

TMP87CS68DF

TMP87PS68DF

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a quide for the applications of our products. No responsibility
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

3-68-1

1999-08-23

P-LQFP80-1212-0.50A


- ◆ Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.7 to 5.5 V at 4.19 MHz / 32.768 kHz

4.5 to 5.5 V at 8 MHz


◆Emulation Pod:

3-68-2 1999-08-23

Pin Assignments (Top View)



Block Diagram



PIN FUNCTION

PIN NAME	Input / Output	FUNCTION					
P07 to P00	I/O	Two 8-bit programmable input/output					
P17, P16	I/O	ports (tri-state).					
P15 (TC2)	I/O (Input)	Each bit of these ports can be individually	Timer/Counter 2 input				
P14 (PPG)		configured as an input or an output under software control.	Programmable pulse generator output				
P13 (DVO)	I/O (Output)	During reset, all bits are configured as	Divider output				
P12 (INT2/TC1)		input.	External interrupt input 2 or				
	1/0 (1	When used as a divider output or a PPG	Timer/Counter 1 input				
P11 (INT1)	I/O (Input)	output, the output latch should be set to	External interrupt input 1				
P10 (ĪNTŌ)		"1" and set output mode.	External interrupt input 0				
P23	1/0	4-bit input/output port with latch.					
P22 (XTOUT)	I/O (Output)	When used as an input port, the latch	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used				
P21 (XTIN)	1/O /Imm::#\	must be set to "1".	and XTOUT is opened.				
P20 (STOP / INT5)	I/O (Input)		External interrupt input 5 or STOP mode release signal input				
P36 to P30	1/0	7-bit input/output port (high current outpu When used as an input port, the latch must	t) with latch. be set to "1".				
P47, P46	I/O	8-bit programmable input/output port					
P45 (SO)	I/O (Output)	(tri-state). Each bit of the port can be individually configured as an input or an	SIOserial data output				
P44 (SI)	I/O (Input)	output under software control.	SIOserial data input				
P43 (SCK)	I/O (I/O)	During reset, all bits are configured as	SIOserial clock input/output				
P42	I/O	input.					
P41 (TxD)	I/O (Output)	When used as a SIO input/output or an	UARTdata output				
		UART input/output, the output latch should be set to "1" and set output mode.					
P40 (RxD)	I/O (Input)	5-bit programmable input/output port	UARTdata input				
P54, P53	1/0	(tri-state). Each bit of the port can be individually configured as an input or an	8-bit PWM output or				
P52 (PWM/PDO)	I/O (Output)	output under software control. During reset, all bits are configured as input.	8-bit programmable divider output				
P51	1/0	When used as timer/counter input, an	(F. A) (I. A				
P50 (INT3/TC3)	I/O (Input)	external interrupt input, or a PWM/PDO output, the output latch must be set to "1" and set output mode.	External interrupt input 3 or Timer/Counter 3 input				
P67 (AIN7) to		8-bit programmable input/output port (tri-state). Each bit of the port can be					
P60 (AIN0)	I/O (Input)	individually configured as an input or an	A/D converter analog inputs				
		output under software control. 8-bit programmable input/output port (tri-s	tate).Each bit of the port can be				
P77 to P70	1/0	individually configured as an input or an ou 8-bit programmable input/output port (tri-s					
P87(STPR7) to	I/O (Input)	individually configured as an input or an ou					
P80(STPR0)		control. 8-bit programmable input/output port (tri-s	state) Fach bit of the port can be				
P97 to P90	1/0	individually configured as an input or an ou Resonator connecting pins for high-frequen	tput under software control.				
XIN, XOUT	Input, Output	For inputting external clock, XIN is used and	l XOUT is opened.				
RESET	1/0	Reset signal inut or watchdog timer output/ reset output.	address-trap-reset output/system-clock-				
TEST	Input	Test pn for out-going test. Be tied to low.					
VDD, VSS	D	+ 5V、0V (GND)					
VAREF, VASS	Power Supply	Analog reference voltage inputs (High, Low	()				

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CS68. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

Electrical Characteristics

(1) 87CS68

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Conditions	Ratings	Unit	
Supply Voltage	V_{DD}		- 0.3 to 6.5	V	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	٧	
Output Voltage	V _{OUT}		- 0.3 to V _{DD} + 0.3	V	
Output Compat (Pag 4 pin)	I _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8, P9	3.2		
Output Current (Per 1pin)	I _{OUT2}	Port P3	30	mA	
Outside Company (Table)	Σ l _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8, P9	160		
Output Current (Total)	Σ I _{OUT2}	Port P3	120	mA	
Power Dissipation [Topr = 70°C]	PD		350	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		- 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Co	onditions	Min		Max	Unit	
			fc = 8 MHz	NORMAL1, 2 mode		4.5			
			TC = 8 IVIHZ	IDLE1, 2 mode	4.5				
			f 4 2 DALL-	NORMAL1, 2 mode	2.7			5.5	
Supply Voltage	V_{DD}		fc ≤ 4.2 MHz	IDLE1, 2 mode					V
			fs =	SLOW mode					
			32.768 kHz	SLEEP mode					
				STOP mode					
	V _{IH1}	Except hysteresis input	V _{DD} ≥4.5 V V _{DD} <4.5 V		$V_{DD} \times 0.70$ $V_{DD} \times 0.75$				
Input High Voltage	V _{IH2}	Hysteresis input					V _{DD}	V	
	V _{IH3}				V _{DD} × 0.90				
	V _{IL1}	Except hysteresis input	V _{DD} ≧ 4.5 V		0		$V_{DD} \times 0.30$		
Input Low Voltage	V_{IL2}	Hysteresis input					$V_{DD} \times 0.25$] v	
	V _{IL3}		V _{DD} <4.5 V					$V_{DD} \times 0.10$	
Clock Frequency			V _{DD} = 4.5 to 5.5 V			fc (8.0	D.41.1-
	fc	VIN VOUT			gear fc/2	0.8	8.0		
	IC.	XIN, XOUT	.,,	2.7+o.5.5.V	ratio	fc/4	1.6	4.10	MHz
			$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$			fc/8	3.2	4.19	
	fs	XTIN, XTOUT			30.0		34.0	kHz	

Note 1: The recommended operating Conditions for a device are operating Conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating Conditions other than the recommended operating Conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating Conditions for the device are always adhered to.

Note2: Clock frequency fc: The supply voltage range of the Conditions shows the value in NORMAL1, 2 modes and IDLE 1,2 modes.

D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V_{HS}	Hysteresis input		-	0.9	_	٧
	I _{IN1}	TEST		-	_	± 2	μΑ
Input Current	I _{IN2}	Sink open drain port and tri-state port	$V_{DD} = 5.5V$ $V_{IN} = 5.5V / 0V$				
	I _{IN3}	RESET, STOP	V (= 3.5 V / 6 V				
Innut Posistance	R _{IN2}	RESET		100	220	450	kΩ
Input Resistance	R _{IN}	P8 pull-up resistor		30	70	150	K22
Output Leakage Current	I _{LO}	Sink open drain port and tri-state port	$V_{DD} = 5.5V, V_{OUT} = 5.5V$	1	_	2	μΑ
Output High Voltage	V _{OH2}	Tri-state port	$V_{DD} = 4.5V$, $I_{OH} = -0.7mA$	4.1	_	_	\ \
Output Low Voltage	V_{OL}	Except XOUT and P3	$V_{DD} = 4.5V$, $I_{OL} = 1.6mA$	ı	_	0.4	>
Output Low Current	I _{OL3}	Port P3	$V_{DD} = 4.5V, V_{OL} = 1.0V$	-	20	_	mA
Supply Current in NORMAL 1, 2 mode			$V_{DD} = 5.5V$ $V_{IN} = 5.3V/0.2V$	-	9	12	
Supply Currnt in IDLE 1, 2 mode			fc = 8 MHz fs = 32.768 kHz	-	4.5	6.5	
Supply Currnt in NORMAL 1, 2 mode	I _{DD}		V _{DD} = 3.0V V _{IN} = 2.8V/0.2V		T.B.D	T.B.D	mA
Supply Currnt in IDLE 1, 2 mode			fc = 4.2 MHz fs = 32.768 kHz	_	T.B.D	T.B.D	
Supply Current in SLOW mode			V _{DD} = 3.0V	_	30	60	μΑ
Supply Current in SLEEP mode	I _{DD}		V _{IN} = 2.8V/0.2V fs = 32.768 kHz		15	30	μΑ
Supply Current in STOP mode			V _{DD} = 5.5V V _{IN} = 5.3V/0.2V	-	0.5	10	μΑ

Note 1: Typical values show those at Topr = 25° C, V_{DD} = 5V. Note 2: Input current: The current through pull-up or pull-down resistor is not included.

A/D Conversion Characteristics

 $(V_{SS} = 0V, V_{DD} = 2.7 \text{ to } 5.5V, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit	
Analan Bafarana Waltana	V _{AREF}	V > 2.5V	2.7	_	V _{DD}	V	
Analog Reference Voltage	V _{ASS}	$V_{AREF} - V_{ASS} \ge 2.5V$	V _{SS}	_	1.5] '	
Analog Input Voltage	V _{AIN}	$V_{DD} = V_{AREF} = 5.0 \text{ V}$ $V_{SS} = V_{ASS} = 0.0 \text{ V}$	V _{ASS}	_	V _{AREF}	V	
Analog Supply Current	I _{REF}		_	0.5	1.0	٧	
Nonlinearity Error		V 274-55V	_	_	± 1		
Zero Point Error		V _{DD} = 2.7 to 5.5 V V _{SS} = 0.0 V	_	_	± 1	mA	
Full Scale Error		$V_{AREF} = 2.700 \text{ V}, 5.000 \text{ V}$ $V_{ASS} = 0.000 \text{ V}$	_	_	± 1	LCD	
Total Error		VASS = 0.000 V	_	_	± 2	LSB	

Note: $Total \ Error = total \ number \ of \ each \ type \ error \ excluding \ guantization \ error.$


A.C. Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 mode (gear ratio)	0.5 (1(1)		40 (4/0)	
Machine Curle Time	١.	In IDLE1, 2 mode (gear ratio)	0.5 (1/1)	-	10 (1/8)	
Machine Cycle Time	t _{cy}	In SLOW mode	117.6		133.3	μ S
		In SLEEP mode	117.6			
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input)	50		-	
Low Level Clock Pulse Width	t _{WCL}	fc = 8 MHz		_		ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation (XTIN input)	44.7			_
Low Level Clock Pulse Width	t _{WSL}	fs = 32.768 kHz	14.7	_	_	μ S

Recommended Oscillating Condition

Darameter	Ossillaton	Francisco	December ded Oscillator		Recommended Condition		
Parameter Oscillator		Frequency	Recommended Oscillator		C ₁	C ₂	
		8 MHz	KYOCERA	KBR8.0M			
High-frequency Ceramic Resona	Ceramic Resonator		KYOCERA	KBR4.0MS	30 pF	30 pF	
		4 MHz	MURATA	CSA4.00MG			
Low-frequency	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15 pF	15 pF	



(1) High-frequency



(2) Low-frequency

Note: When it is used in high electrical field, an electrical shield of the package is recommended to retain normal operations

Note: To obtain an accurate oscillating frequency the condenser capacity must be adjusted on the set.