
- Desktop Computer Amplifier Solution
  - 1.75-W Bridge Tied Load (BTL) Center Channel
  - 500-mW L/R Single-Ended Channels
- Low Distortion Output
  - < 0.05% THD+N at Full Power
- Full 3.3-V and 5-V Specifications
- Surface Mount Power Package 24-Pin TSSOP
- L/R Input MUX Feature
- Shutdown Control . . . I<sub>DD</sub> = 5 μA

#### description

The TPA0103 is a 3-channel audio power amplifier in a 24-pin TSSOP thermal package primarily targeted at desktop PC or notebook applications. The left/right (L/R) channel outputs are single ended (SE) and capable of delivering



500 mW of continuous RMS power per channel into  $4-\Omega$  loads. The center channel output is a bridged tied load (BTL) configuration for delivering maximum output power from PC power supplies. Combining the SE line drivers and high power center channel amplifiers in a single TSSOP package simplifies design and frees up board space for other features. Full power distortion levels of less than 0.25% THD+N into  $4-\Omega$  loads from a 5-V supply voltage are typical. Low-voltage application are also well served by the TPA0103 providing 800 mW to the center channel into  $4-\Omega$  loads with a 3.3-V supply voltage.

Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 1 to 10. A two channel input MUX circuit is integrated on the L/R channel inputs to allow two sets of stereo inputs to the amplifier. In the typical application, the center channel amplifier is driven from a mix of the L/R inputs to produce a monaural representation of the stereo signal. The center channel amplifier can be shutdown independently of the L/R output for speaker muting in headphone applications. The TPA0103 also features a full shutdown function for power sensitive applications holding the bias current to 5  $\mu$ A.

The PowerPAD package (PWP) delivers a level of thermal performance that was previously achievable only in TO-220-type packages. Thermal impedances of less than 35°C/W are readily realized in multilayer PCB applications. This allows the TPA0103 to operate at full power at ambient temperature of up to 85°C.

#### **AVAILABLE OPTIONS**

	PACKAGE
TA	TSSOP† (PWP)
-20°C to 85°C	TPA0103PWP


<sup>†</sup> The PWP package is available in left-ended tape and reel only (e.g., TPA0103PWPLE).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.





#### **Terminal Functions**

TERMINAL I/O			DESCRIPTION								
NAME	NO.	1/0		DESCRIPTION							
BYPASS	19		Bypass. BYPAS	Bypass. BYPASS is a tap to the voltage divider for the internal mid–supply bias.							
CIN	6	I	Center channel	input.							
COUT+	10	0		+ output. COUT+ MODE A terminal		0 1		device is in a mute			
COUT-	15	0		<ul><li>output. COUT–</li><li>MODE A terminal</li></ul>				device is in a mute			
GND/HS	1, 12, 13, 24		Ground. GND/F	IS is the ground c	onnection for circ	cuitry, directly cor	nected to therma	l pad.			
MODE A,	14, 11	ı	Mode select. Me	ODE A and MODE	B determine the	e output modes o	of the TPA0103.				
MODE B			TERMINAL	3 CHANNEL	MUTE	CENTER ONLY	L/R ONLY				
			MODE A	L	Н	L	Н				
			MODE B	L	L	Н	Н				
HP/LINE	16	I		rol input, hold higl nally connected to				R) LINEIN (4, 21). N.			
LHPIN	5	I	Left channel he	adphone input, se	lected when the	HP/LINE termina	l (16) is held high				
LLINEIN	4	I	Left channel line	e input, selected v	when the HP/LINI	E terminal (16) is	held low.				
LOUT	3	0	Left channel ou (11) is don't care	tput. LOUT is acti <sup>,</sup> e.	ve when the MO	DE A terminal (14	1) is low and the N	MODE B terminal			
MUTE OUT	9	0		E A terminal (14) a mute state. Oth			(11) is low, MUTE	OUT is high and			
NC	2, 17, 23		No internal con	nection.							
RHPIN	20	I	Right channel h	eadphone input, s	selected when the	e HP/LINE termin	al (16) is held hig	h.			
RLINEIN	21	I	Right channel li	Right channel line input, selected when the HP/LINE terminal (16) is held low.							
ROUT	22	0		Right channel output. ROUT is active when the MODE A terminal (14) is low and the MODE B terminal 11) is don't care.							
SHUTDOWN	8	I	Places entire IC	in shutdown mod	le when held hig	h, I <sub>DD</sub> = 5 μA.					
$V_{DD}$	7, 18	I	Supply voltage	input. The V <sub>DD</sub> te	rminals must be	connected togeth	ner.				



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub>	6 V
Continuous output current (COUT+, COUT-, LOUT, ROUT)	2 A
Continuous total power dissipation	internally limited
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating virtual case temperature range, T <sub>C</sub>	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	AIR FLOW (LFM) <sup>†</sup>	$T_{\mbox{\scriptsize A}} \leq 25^{\circ} \mbox{\scriptsize C}$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
purpt.	0	2.7 W	21.8 mW/°C	1.7 W	1.4 W
PWP <sup>‡</sup>	300	4.0 W	32.1 mW/°C	2.6 W	2.1 W
5,4,56	0	2.8 W	22.1 mW/°C	1.8 W	1.4 W
PWP§	300	6.7 W	53.7 mW/°C	4.3 W	3.5 W

<sup>†</sup>LFM is airflow measured in linear feet per minute.

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply Voltage, V <sub>DD</sub>	3	5	5.5	V
Operating junction temperature, T <sub>J</sub>		125		°C

# dc electrical characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS			NOM	TYP	MAX	UNIT
	Supply current	V== - 5 V	3 Channel			19	25	mA
		$V_{DD} = 5 V$	L and R or Center only			9	15	mA
IDD		V <sub>DD</sub> = 3.3 V	3 Channel			13	20	mA
			L and R or Center only			3	10	mA
VO(diff)	DC differential output voltage	V <sub>DD</sub> = 5 V	Gain = 2,	See Note 1		5	35	mV
IDD(MUTE)	Supply current in mute mode	V <sub>DD</sub> = 5 V				800		μΑ
I <sub>SD</sub>	I <sub>DD</sub> in shutdown	V <sub>DD</sub> = 5 V				5	15	μΑ

NOTE 1: At 3 V <  $V_{DD}$  < 5 V the dc output voltage is approximately  $V_{DD}/2$ .



<sup>‡</sup>This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 4 in<sup>2</sup> 5-in  $\times$  5-in PCB, 1 oz. copper, 2-in  $\times$  2-in coverage.

<sup>§</sup> This parameter is measured with the recommended copper heat sink pattern on an 8-layer PCB, 6.9 in<sup>2</sup> 1.5-in×2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>).

# ac operating characteristics, $\rm V_{DD}$ = 5 V, $\rm T_A$ = 25°C, $\rm R_L$ = 4 $\Omega$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
		THD = 0.2%,	BTL,	Center channel		1.75		W
D	Output power (each channel)	THD = 1%,	BTL,	Center channel		2.1		VV
P(OUT)	(see Note 2)	THD = 0.2%,	SE,	L/R channels		535		mW
		THD = 1%,	SE,	L/R channels		575		ITIVV
THD+N	Total harmonic distortion plus noise	$P_0 = 1.5 W,$	f = 20 to	20 kHz		0.25%		
ВОМ	Maximum output power bandwidth	G = 10,	THD < 5	%		>20		kHz
	Phase margin	Open loop				85°		
	Power supply ripple rejection	f = 1 kHz	Center channel			80		
DCDD		I = I KHZ	L/R channels		58 60		dB	
PSRR		f = 20 – 20 kHz	Center channel					ub
				L/R channels		30		<u> </u>
	Mute attenuation					85		dB
	Channel-to-channel output separation	f = 1 kHz				95		dB
	Line/HP input separation					100		dB
Z <sub>I</sub>	Input impedance					2		МΩ
	Signal to major ratio	\/- 4\/(rma)	BTL, Center channel SE, L/R channels		94		dB	
	Signal-to-noise ratio	$V_O = 1 V(rms)$				100		uв
.,	Output asianually as	BTL,	Center channel			20		) //max.a)
V <sub>n</sub>	Output noise voltage	SE,	L/R chan		9		μV(rms)	

NOTE 2: Output power is measured at the output terminals of the IC at 1 kHz.



# ac operating characteristics, $\rm V_{DD}$ = 3.3 V, $\rm T_A$ = 25°C, $\rm R_L$ = 4 $\Omega$

	PARAMETER	TE	TEST CONDITIONS			TYP	MAX	UNIT	
		THD = 0.2%	BTL,	Center channel		800			
D	Output power (each channel)	THD = 1%	BTL,	Center channel		850		mW	
P(OUT)	(see Note 2)	THD = 0.2%,	SE,	L/R channels		215		IIIVV	
		THD = 1%,	SE,	L/R channels		235			
THD+N	Total harmonic distortion plus noise	$P_0 = 750 \text{ mW},$	f = 20 to	20 kHz		0.8%			
ВОМ	Maximum output power bandwidth	G = 10,	THD < 5	%		>20		kHz	
	Phase margin	Open loop				85°			
	Power supply ripple rejection	£ 4 1-1 1-	Center channel			70			
DCDD		f = 1 kHz	L/R channels			62		dB	
PSRR		( 00 00 111-	Center channel		55 30				
		f = 20 - 20  kHz	L/R channels						
	Mute attenuation					85		dB	
	Channel-to-channel output separation	f = 1 kHz				95		dB	
	Line/HP input separation					100		dB	
Z <sub>l</sub>	Input impedance					2		MΩ	
	Signal to poince sotio	\/- 1\//rma\	BTL,	Center channel		93			
	Signal-to-noise ratio	$V_O = 1 V(rms)$	SE, L/R channels			100		<b>d</b> B	
.,	Outrat a sign walters	BTL,	Center channel			21		) // (mass a)	
V <sub>n</sub>	Output noise voltage	SE,	L/R chan	nels		10		μV(rms)	

NOTE 2 Output power is measured at the output terminals of the IC at 1 kHz.



#### PARAMETER MEASUREMENT INFORMATION




Figure 2. BTL Test Circuit





Figure 3. SE Test Circuit




# **Table of Graphs**

			FIGURE
THD + N	Total harmonic distortion plus noise	vs Power output	4,5,8,11,12,13,16,19,22,25,28,31, 34
I I HD + N		vs Frequency	6,7,9,10,14,15,17,18,20,21,23,24, 26,27,29,30,32,33,35,36,37
Vn	Noise voltage	vs Frequency	38,39
PSRR	Power supply rejection ratio	vs Frequency	40,41
	Crosstalk	vs Frequency	42,43
	Open loop response	vs Frequency	44,45
	Closed loop response	vs Frequency	46 – 49
I <sub>DD</sub>	Supply current	vs Supply voltage	50
PO	Output power	vs Supply voltage vs Load resistance	51,52 53,54
PD	Power dissipation	vs Output power	55 – 58


#### TOTAL HARMONIC DISTORTION PLUS NOISE




#### TOTAL HARMONIC DISTORTION PLUS NOISE




### TOTAL HARMONIC DISTORTION PLUS NOISE







# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE







# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE









# TOTAL HARMONIC DISTORTION PLUS NOISE vs




# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE







#### TOTAL HARMONIC DISTORTION PLUS NOISE




#### TOTAL HARMONIC DISTORTION PLUS NOISE



#### TOTAL HARMONIC DISTORTION PLUS NOISE







#### TYPICAL CHARACTERISTICS

10 k 20 k

# 


THD+N -Total Harmonic Distortion + Noise

0.01%

20


100


TOTAL HARMONIC DISTORTION PLUS NOISE vs




#### TOTAL HARMONIC DISTORTION PLUS NOISE

f – Frequency – Hz Figure 24







# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE




### TOTAL HARMONIC DISTORTION PLUS NOISE









#### TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE







# TOTAL HARMONIC DISTORTION PLUS NOISE **FREQUENCY** 10% $V_{DD} = 3.3 V$ THD+N -Total Harmonic Distortion + Noise $R_L = 32 \Omega$ SĒ 1% 0.1% $P_O = 20 \text{ mW}$ $P_0 = 30 \text{ mW}$ 0.01% P<sub>O</sub> = 10 mW 0.001% 20 100 1 k 10 k 20 k f - Frequency - Hz Figure 36



# **OUTPUT NOISE VOLTAGE** ٧S **FREQUENCY** 100 V<sub>DD</sub> = 5 V BW = 22 Hz to 22 kHz $V_{n-}$ Output Noise Voltage $-\ \mu$ V(rms) $R_L = 4\Omega$ Center Left 10 Right 20 100 10 k 20 k f - Frequency - Hz Figure 38







#### **OPEN LOOP RESPONSE**






Figure 44


#### **OPEN LOOP RESPONSE**



#### **CLOSED LOOP RESPONSE**



#### **CLOSED LOOP RESPONSE**



#### **CLOSED LOOP RESPONSE**




Figure 48

### **CLOSED LOOP RESPONSE**






Figure 49

#### TYPICAL CHARACTERISTICS








# **TYPICAL CHARACTERISTICS**

# POWER DISSIPATION vs OUTPUT POWER



#### THERMAL INFORMATION

The thermally enhanced PWP package is based on the 24-pin TSSOP, but includes a thermal pad (see Figure 59) to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO-220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, have only two shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a terminal-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PowerPAD package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PowerPAD package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a patented lead-frame design and manufacturing technique to provide a direct connection to the heat-generating IC. When this pad is soldered or otherwise thermally coupled to an external heat dissipator, high power dissipation in the ultra-thin, fine-pitch, surface-mount package can be reliably achieved.




Figure 59. Views of Thermally Enhanced PWP Package



# bridged-tied load versus single-ended mode

Figure 60 shows a linear audio power amplifier (APA) in a BTL configuration. The TPA0103 center -channel BTL amplifier consists of two linear amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up the other side is slewing down and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging  $2 \times V_{O(PP)}$  into the power equation, where voltage is squared, yields  $4\times$  the output power from the same supply rail and load impedance (see equation 1).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$
(1)




Figure 60. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into an 8- $\Omega$  speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power that is a 6-dB improvement — which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration of the L/R channels as shown in Figure 61. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33  $\mu$ F to 1000  $\mu$ F) so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with equation 2.

$$f_{(corner)} = \frac{1}{2\pi R_{l} C_{C}}$$
 (2)

For example, a  $68-\mu F$  capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 61. Single-Ended Configuration and Frequency Response

### BTL amplifier efficiency

SLOS167 - JULY 1997

Linear amplifiers are notoriously inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the RMS value of the supply current,  $I_{DD}$ rms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 62).




Figure 62. Voltage and Current Waveforms for BTL Amplifiers



#### APPLICATION INFORMATION

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency = 
$$\frac{P_L}{P_{SUP}}$$
 (3) where: 
$$P_{L(BTL)} = \frac{V_L rms^2}{R_L} = \frac{V_{PP}}{2R_L}^2, \ V_{PP} = \sqrt{P_L R_L 2}$$
 
$$V_L rms(BTL) = \frac{V_{PP}}{2\sqrt{2}} \times 2 = \frac{V_{PP}}{\sqrt{2}}$$
 
$$P_{SUP} = V_{DD} I_{DD} rms = \frac{V_{DD} V_{PP}}{\pi R_L}$$
 
$$I_{DD} rms = \frac{V_{PP}}{\pi R_L}$$
 Effiency of a 
$$P_{SUP} = \frac{V_{PP}}{2R_L} \times \frac{\pi R_L}{V_{DD} V_{PP}} = \frac{V_{PP} \pi}{2V_{DD}} = \frac{\pi \sqrt{2P_L R_L}}{2V_{DD}}$$
 (4)

Equation 4 can also be used for SE operations.

Table 1 employs equation 4 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

Table 1. Efficiency Vs Output Power in 5-V 8-Ω BTL Systems

Output Power (W)	Efficiency (%) Peak-to-Peak Voltage (V)		Internal Dissipation (W)	
0.25	31.4	2.00	0.55	
0.50	44.4	2.83	0.62	
1.00	62.8	4.00	0.59	
1.25	70.2	4.47†	0.53	

<sup>†</sup> High peak voltages cause the THD to increase.

A final point to remember about linear amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 4,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up. As the numerator values of  $R_L$  and  $P_L$  decrease, efficiency decreases.



For example, if the 5-V supply is replaced with a 3.3-V supply (TPA0103 has a maximum recommended  $V_{DD}$  of 5.5 V) in the calculations of Table 1 then efficiency at 0.5 W would rise from 44% to 67% and internal power dissipation would fall from 0.62 W to 0.25 W at 5 V. Then for a stereo 0.5-W system from a 3.3-V supply, the maximum draw would only be 1.5 W as compared to 2.24 W from 5 V. In other words, use the efficiency analysis to chose the correct supply voltage and speaker impedance for the application.

#### selection of components

SLOS167 - JULY 1997

Figure 63 and Figure 64 are a schematic diagrams of typical computer application circuits.





Figure 63. TPA0103 Minimum Configuration Application Circuit





NOTE A: This connection is for ultra-low current in shutdown mode.

Figure 64. TPA0103 Full Configuration Application Circuit

### gain setting resistors, RF and RI

SLOS167 - JULY 1997

The gain for each audio input of the TPA0103 is set by resistors  $R_F$  and  $R_I$  according to equation 5 for BTL mode.

BTL Gain = 
$$-2\left(\frac{R_F}{R_I}\right)$$
 (5)

In SE mode the gain is set by the  $R_F$  and  $R_I$  resistors and is shown in equation 6. Since the inverting amplifier is not used to mirror the voltage swing on the load, the factor of 2, from equation 5, is not included.

SE Gain = 
$$-\left(\frac{R_F}{R_I}\right)$$
 (6)

BTL mode operation brings about the factor 2 in the gain equation due to the inverting amplifier mirroring the voltage swing across the load. Given that the TPA0103 is a MOS amplifier, the input impedance is very high, consequently input leakage currents are not generally a concern although noise in the circuit increases as the value of  $R_F$  increases. In addition, a certain range of  $R_F$  values are required for proper startup operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k $\Omega$  and 20 k $\Omega$ . The effective impedance is calculated in equation 7.

$$\frac{\text{Effective}}{\text{Impedance}} = \frac{R_F R_I}{R_F + R_I} \tag{7}$$

As an example consider an input resistance of 10 k $\Omega$  and a feedback resistor of 50 k $\Omega$ . The BTL gain of the amplifier would be –10 and the effective impedance at the inverting terminal would be 8.3 k $\Omega$ , which is well within the recommended range.

For high performance applications metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of  $R_F$  above  $50~k\Omega$  the amplifier tends to become unstable due to a pole formed from  $R_F$  and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with  $R_F$  when  $R_F$  is greater than  $50~k\Omega$ . This, in effect, creates a low pass filter network with the cutoff frequency defined in equation 8.

$$f_{co(lowpass)} = \frac{1}{2\pi R_F C_F}$$
 (8)


For example, if  $R_F$  is 100 k $\Omega$  and Cf is 5 pF then  $f_{CO}$  is 318 kHz, which is well outside of the audio range.



#### APPLICATION INFORMATION

### input capacitor, CI

In the typical application an input capacitor,  $C_I$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_I$  and  $R_I$  form a high-pass filter with the corner frequency determined in equation 9.



The value of  $C_I$  is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $R_I$  is 10 k $\Omega$  and the specification calls for a flat bass response down to 40 Hz. Equation 8 is reconfigured as equation 10.

$$C_{I} = \frac{1}{2\pi R_{I} f_{CO}} \tag{10}$$

In this example,  $C_I$  is 0.40  $\mu F$  so one would likely choose a value in the range of 0.47  $\mu F$  to 1  $\mu F$ . A further consideration for this capacitor is the leakage path from the input source through the input network ( $R_I$ ,  $C_I$ ) and the feedback resistor ( $R_F$ ) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher that the source dc level. Please note that it is important to confirm the capacitor polarity in the application.

#### power supply decoupling, CS

The TPA0103 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F placed as close as possible to the device  $V_{DD}$  lead works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the audio power amplifier is recommended.

## midrail bypass capacitor, CB

SLOS167 - JULY 1997

The midrail bypass capacitor,  $C_B$ , serves several important functions. During startup or recovery from shutdown mode,  $C_B$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from a 25-k $\Omega$  source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in equation 11 should be maintained.

$$\frac{1}{\left(\mathsf{C}_{\mathsf{B}} \times 25\mathsf{k}\Omega\right)} \le \frac{1}{\left(\mathsf{C}_{\mathsf{I}}\mathsf{R}_{\mathsf{I}}\right)} \tag{11}$$

As an example, consider a circuit where  $C_B$  is 0.1  $\mu$ F,  $C_I$  is 0.22  $\mu$ F and  $R_I$  is 10  $k\Omega$ . Inserting these values into the equation 10 we get:

$$400 \le 454$$

which satisfies the rule. Bypass capacitor,  $C_B$ , values of 0.1  $\mu F$  to 1  $\mu F$  ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

### output coupling capacitor, CC

In the typical single-supply SE configuration, an output coupling capacitor ( $C_C$ ) is required to block the dc bias at the output of the amplifier thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 12.

$$f_{\text{out high}} = \frac{1}{2\pi R_{\text{L}} C_{\text{C}}}$$
 (12)

The main disadvantage, from a performance standpoint, is the load impedances are typically small, which drives the low-frequency corner higher degrading the bass response. Large values of  $C_C$  are required to pass low frequencies into the load. Consider the example where a  $C_C$  of 330  $\mu F$  is chosen and loads vary from 4  $\Omega$ , 8  $\Omega$ , 32  $\Omega$ , and 47 k $\Omega$ . Table 2 summarizes the frequency response characteristics of each configuration.



#### APPLICATION INFORMATION

# output coupling capacitor, C<sub>C</sub> (continued)

Table 2. Common Load Impedances Vs Low Frequency Output Characteristics in SE Mode

RL	СС	Lowest Frequency
4 Ω	330 μF	120 Hz
Ω 8	330 μF	60 Hz
32 Ω	330 μF	15 Hz
47,000 Ω	330 μF	0.01 Hz

As Table 2 indicates, most of the bass response is attenuated into a 4- $\Omega$  load, an 8- $\Omega$  load is adequate, headphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.

The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. The rules described earlier still hold with the addition of the relationship shown in equation 13.

$$\frac{1}{\left(\mathsf{C}_{\mathsf{B}} \times 25\mathsf{k}\Omega\right)} \le \frac{1}{\left(\mathsf{C}_{\mathsf{I}}\mathsf{R}_{\mathsf{I}}\right)} \ll \frac{1}{\mathsf{R}_{\mathsf{L}}\mathsf{C}_{\mathsf{C}}} \tag{13}$$

## mode control resistor network, R<sub>M1</sub>, R<sub>M2</sub>, R<sub>M3</sub>

Using a readily available 1/8-in. (3.5-mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed, the  $100\text{-k}\Omega/1\text{-k}\Omega$  divider (see Figure 64) pulls the MODE A input low. When a plug is inserted, the 1-k $\Omega$  resistor is disconnected and the MODE A input is pulled high. When the input goes high, the center BTL amplifier is shutdown causing the speaker to mute. The SE amplifiers then drive through the output capacitors (C $\Omega$ ) into the headphone jack.



### Input MUX operation

SLOS167 - JULY 1997

The HP/LINE MUX feature gives the audio designer the flexibility of a multichip design in a single IC (see Figure 65). The primary function of the MUX is to allow different gain settings for different types of audio loads. Speakers typically require approximately a factor of 10 more gain for similar volume listening levels as compared to headphones. To achieve headphone and speaker listening parity, the resistor values would need to be set as follows:

$$Gain_{(HP)} = -\left(\frac{R_{F(HP)}}{R_{I(HP)}}\right)$$
 (14)

If, for example  $R_{I(HP)}$  = 20  $k\Omega$  and  $R_{F(HP)}$  = 20  $k\Omega$  then SE  $Gain_{(HP)}$  = -1

$$Gain_{(LINE)} = -\left(\frac{R_{F(LINE)}}{R_{I(LINE)}}\right)$$
 (15)

If, for example  $R_{I(LINE)} = 10 \text{ k}\Omega$  and  $R_{F(LINE)} = 100 \text{ k}\Omega$  then  $Gain_{(LINE)} = -10$ 




Figure 65. TPA0103 Example Input MUX Circuit

Another advantage of using the MUX feature is setting the gain of the headphone channel to –1. This provides the optimum distortion performance into the headphones where clear sound is more important.



#### **APPLICATION INFORMATION**

#### mute and shutdown modes

The TPA0103 employs both a mute and a shutdown mode of operation designed to reduce supply current,  $I_{DD}$ , to the absolute minimum level during periods of nonuse for battery-power conservation. The SHUTDOWN input terminal should be held low during normal operation when the amplifier is in use. Pulling SHUTDOWN high causes the outputs to mute and the amplifier to enter a low-current state,  $I_{DD} = 5 \,\mu\text{A}$ . SHUTDOWN should never be left unconnected because amplifier operation would be unpredictable. Mute mode alone reduces  $I_{DD} < 1 \,\mu\text{A}$ .

OUTPUT **AMPLIFIER STATE** INPUTS† MODE A HP/LINE MODE B **SHUTDOWN MUTE OUT INPUT OUTPUT** L/R Line Low 3 Channel Low Low Low Low Χ Χ High High Χ Mute Χ Χ High Low High Χ Mute Low L/R HP 3 Channel Low High Low Low L/R Line Mute High Low Low Low High L/R HP High High Low Low High Mute Center BTL Low Low High Low Low L/R Line I/R HP Center BTL Iow High High Iow Iow L/R SE L/R Line High Low High Low Iow L/R HP High High High Low Low L/R SE

Table 3. Shutdown and Mute Mode Functions

#### using low-ESR capacitors

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

#### 5-V versus 3.3-V operation

The TPA0103 operates over a supply range of 3 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation, as these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability goes. For 3.3-V operation, supply current is reduced from 19 mA (typical) to 13 mA (typical). The most important consideration is that of output power. Each amplifier in TPA0103 can produce a maximum voltage swing of  $V_{DD}$  – 1 V. This means, for 3.3-V operation, clipping starts to occur when  $V_{O(PP)}$  = 2.3 V as opposed to  $V_{O(PP)}$  = 4 V at 5 V. The reduced voltage swing subsequently reduces maximum output power into an 8- $\Omega$  load before distortion becomes significant.

Operation from 3.3-V supplies, as can be shown from the efficiency formula in equation 4, consumes approximately two-thirds the supply power for a given output-power level than operation from 5-V supplies. When the application demands less than 500 mW, 3.3-V operation should be strongly considered, especially in battery-powered applications.



<sup>†</sup> Inputs should never be left unconnected.

X = do not care

#### headroom and thermal considerations

Linear power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic headroom to pass the loudest portions without distortion as compared with the average power output. From the TPA0103 data sheet, one can see that when the TPA0103 is operating from a 5-V supply into a 4- $\Omega$  speaker that 2 W RMS levels are available. Converting Watts to dB:

$$P_{dB} = 10 Log P_{W}$$
$$= 10 Log 2$$
$$= 3 dB$$

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

$$3 dB - 15 dB = -12 dB (15 dB headroom)$$

Converting dB back into watts:

$$P_W = 10^{PdB/10}$$
  
 $P_W = -12 dB = 63 mW (15 dB headroom)$ 

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 1.5 W of continuous power output with 0 dB of headroom, against 12 dB and 15 dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V, 4-Ω system, the internal dissipation in the TPA0103 and maximum ambient temperatures is shown in Table 4.

Table 4. TPA0103 Power Rating, 5-V, 4-Ω, Three Channel

CONFIGURATION	HEADROOM <sup>†</sup>	POWER DISSIPATION			T <sub>A</sub> (MAX)‡		
CONFIGURATION	HEADROOMI	2 × L/R -	+ CENTER	= TOTAL	35°C/W	25°C/W	
Contor only Do - 2 W may	0 dB	0	1.25 W	1.25 W	81°C	93°C	
Center only, P <sub>O</sub> = 2 W max	15 dB	0	0.6 W	0.6 W	104°C	110°C	
L/R only, $P_O = 500 \text{ mW max}$	0 dB	0.6 W	0	1.2 W	83°C	95°C	
L/R only, PO = 500 mv max	15 dB	0.2 W	0	0.4 W	111°C	115°C	
Center, P <sub>O</sub> = 2 W max	0 dB	0.6 W	1.25 W	2.45 W	39°C	63°C	
L/R , P <sub>O</sub> = 500 mW max	15 dB	0.2 W	0.6 W	1 W	90°C	100°C	

<sup>†</sup> The 2 W max at 0 dB is a maximum level tone that is very loud. 15 dB is a typical headroom requirement for music.



<sup>‡</sup> This parameter is based on a maximum junction temperature (T<sub>J</sub>) of 125°C.

#### APPLICATION INFORMATION

### headroom and thermal considerations (continued)

#### **DISSIPATION RATING TABLE**

PACKAGE	AIR FLOW (LFM) <sup>†</sup>	$T_{\mbox{\scriptsize A}} \leq 25^{\circ} \mbox{\scriptsize C}$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
PWP‡	0	2.7 W	21.8 mW/°C	1.7 W	1.4 W
	300	4.0 W	32.1 mW/°C	2.6 W	2.1 W
PWP§	0	2.8 W	22.1 mW/°C	1.8 W	1.4 W
	300	6.7 W	53.7 mW/°C	4.3 W	3.5 W

<sup>†</sup>LFM is airflow measured in linear feet per minute.

The maximum ambient temperature depends on the heatsinking ability of the PCB system. Using the 0 LFM and 300 LFM data from the dissipation rating table, the derating factor for the PWP package with 6.9 in<sup>2</sup> of copper area on a multilayer PCB is 22.1 mW/°C and 53.7 mW/°C respectively. Converting this to  $\Theta_{JA}$ :

$$\Theta_{JA} = \frac{1}{Derating}$$
For 0 LFM:
$$= \frac{1}{22.1 \text{ mW/°C}}$$

$$= 45^{\circ}\text{C/W}$$
For 300 LFM:
$$= \frac{1}{53.7 \text{ mW/°C}}$$

$$= 18^{\circ}\text{C/W}$$

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel so the dissipated heat needs to be doubled for the two SE channels and added to the center channel dissipation. Given  $\Theta_{JA}$ , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA0103 is 150 °C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$T_A \text{ Max} = T_J \text{ Max} - \Theta_{JA} P_D$$
  
= 125 - 45(0.2 × 2 + 0.6) = 80°C (15 dB headroom, 0 LFM)  
= 125 - 18(0.2 × 2 + 0.6) = 107°C (15 dB headroom, 300 LFM)

#### NOTE:

Internal dissipation of 1 W is estimated for a 3-channel system with 15 dB headroom per channel (see Table 4 for more information).



<sup>‡</sup>This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 4 in<sup>2</sup> 5-in  $\times$  5-in PCB, 1 oz. copper, 2-in  $\times$  2-in coverage.

<sup>§</sup> This parameter is measured with the recommended copper heat sink pattern on an 8-layer PCB, 6.9 in<sup>2</sup> 1.5-in×2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>).

## headroom and thermal considerations (continued)

Table 4 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA0103 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. However, sustained operation above 125 °C is not recommended. Table 4 was calculated for maximum listening volume without distortion. When the output level is reduced the numbers in the table change significantly. Also, using 8- $\Omega$  speakers dramatically increases the thermal performance by increasing amplifier efficiency.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated