




## **1A Low-Dropout Regulator** with Reverse Current Protection

#### **FEATURES**

- Stable with 1.0µF or Larger Ceramic Output Capacitor
- Input Voltage Range: 2.2V to 5.5V
- Ultra-Low Dropout Voltage: 130mV typ at 1A
- **Excellent Load Transient Response—Even** With Only 1.0µF Output Capacitor
- **NMOS Topology Delivers Low Reverse** Leakage Current
- 1.0% Initial Accuracy
- 3% Overall Accuracy Over Line, Load, and **Temperature**
- Less Than 20nA typical Io in Shutdown Mode
- Thermal Shutdown and Current Limit for Fault **Protection**
- **Available in Multiple Output Voltage Versions** 
  - Adjustable Output: 1.20V to 5.5V
  - **Custom Outputs Available Using Factory Package-Level Programming**

#### **APPLICATIONS**

- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors
- **Post-Regulation for Switching Supplies**
- Portable/Battery-Powered Equipment




**Typical Application Circuit** 

#### DESCRIPTION

The TPS737xx family of linear low-dropout (LDO) voltage regulators uses an NMOS pass element in a voltage-follower configuration. This topology is relatively insensitive to output capacitor value and ESR, allowing a wide variety of load configurations. Load transient response is excellent, even with a small 1.0µF ceramic output capacitor. The NMOS topology also allows very low dropout.

The TPS737xx family uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 20nA and ideal for portable applications. These devices are protected by thermal shutdown and foldback current limit.





(1) Power dissipation may limit operating range. Check Thermal Information table.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS737 <b>xx</b> <i>yy yz</i>	<b>XX</b> is nominal output voltage (for example, 25 = 2.5V, 01 = Adjustable <sup>(3)</sup> ). <b>YYY</b> is package designator. <b>Z</b> is package quantity.

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.
- (2) Most output voltages of 1.25V and 1.3V to 5.0V in 100mV increments are available on a quick-turn basis using innovative factory package-level programming. Minimum order quantities apply; contact factory for details and availability.
- (3) For fixed 1.20V operation, tie FB to OUT.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range unless otherwise noted.

PARAMETER	TPS737xx	UNIT
V <sub>IN</sub> range	-0.3 to +6.0	V
V <sub>EN</sub> range	-0.3 to +6.0	V
V <sub>OUT</sub> range	-0.3 to +5.5	V
V <sub>NR</sub> , V <sub>FB</sub> range	-0.3 to +6.0	V
Peak output current	Internally limited	
Output short-circuit duration	Indefinite	
Continuous total power dissipation	See Thermal Information t	able
Junction temperature range, T <sub>J</sub>	-55 to +150	°C
Storage temperature range	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.



#### THERMAL INFORMATION

			TPS737xx <sup>(2)</sup>		
	THERMAL METRIC <sup>(1)</sup>	DRB	DCQ	DRV <sup>(3)</sup>	UNITS
		8 PINS	6 PINS	6 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (4)	49.5	53.1	67.2	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (5)	58.9	35.2	87.6	
$\theta_{JB}$	Junction-to-board thermal resistance (6)	25.1	7.8	36.8	°C/W
ΨЈТ	Junction-to-top characterization parameter <sup>(7)</sup>	1.7	2.9	1.8	3C/VV
ΨЈВ	Junction-to-board characterization parameter <sup>(8)</sup>	25.2	7.7	37.2	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (9)	8.6	N/A	7.7	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.
- (2) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.
    - ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.
    - iii. DRV: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array. Due to size limitation of thermal pad, 0.8-mm pitch array is used which is off the JEDEC standard.
  - (b) The top copper layer has a detailed copper trace pattern. The bottom copper layer is assumed to have a 20% thermal conductivity of copper, representing a 20% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* and *Estimating Junction Temperature* sections of this data sheet.
- (3) Power dissipation may limit operating range.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to +125°C), V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1.0V<sup>(1)</sup>, I<sub>OUT</sub> = 10mA, V<sub>EN</sub> = 2.2V, and C<sub>OUT</sub> = 2.2 $\mu$ F, unless otherwise noted. Typical values are at T<sub>J</sub> = +25°C.

					TPS737xx			
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage range <sup>(1)(2)</sup>			2.2		5.5	V	
\	Internal referer (DCQ package		T <sub>J</sub> = +25°C	1.198	1.2	1.210		
$V_{FB}$	Internal reference (DRB and DRV packages)		T <sub>J</sub> = +25°C	1.192	1.2	1.216	V	
	Output voltage (TPS73701) <sup>(3)</sup>	range		$V_{FB}$		5.5 – V <sub>DO</sub>	V	
		Nominal	T <sub>J</sub> = +25°C	-1.0		+1.0		
V <sub>OUT</sub>	Accuracy <sup>(1)</sup> ,		5.36V < V <sub>IN</sub> < 5.5V, V <sub>OUT</sub> = 5.08V, 10mA < I <sub>OUT</sub> < 800mA, -40C < T <sub>J</sub> < +85°C, TPS73701DCQ	-2.0		+2.0	%	
		over V <sub>IN</sub> , I <sub>OUT</sub> , and T	$V_{OUT} + 0.5V \le V_{IN} \le 5.5V;$ 10mA \le I <sub>OUT</sub> \le 1A	-3.0	±0.5	+3.0		
ΔV <sub>OUT</sub> %/ΔV <sub>IN</sub>	Line regulation	(1)	$V_{OUT(nom)} + 0.5V \le V_{IN} \le 5.5V$		0.01		%/V	
A)/ 0//A1		_	1mA ≤ I <sub>OUT</sub> ≤ 1A		0.002		%/mA	
ΔV <sub>OUT</sub> %/ΔI <sub>OUT</sub>	Load regulation	1	10mA ≤ I <sub>OUT</sub> ≤ 1A		0.0005			
$V_{DO}$	Dropout voltage <sup>(5)</sup> (V <sub>IN</sub> = V <sub>OUT(nom)</sub> - 0.1V)		I <sub>OUT</sub> = 1A		130	500	mV	
Z <sub>O</sub> (DO)	Output impeda	nce in dropout	$2.2V \le V_{IN} \le V_{OUT} + V_{DO}$		0.25		Ω	
I <sub>CL</sub>	Output current	limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	1.05	1.6	2.2	Α	
lsc	Short-circuit cu	irrent	V <sub>OUT</sub> = 0V		450		mA	
I <sub>REV</sub>	Reverse leakage	ge current <sup>(6)</sup> (-I <sub>IN</sub> )	$V_{EN} \le 0.5 V$ , $0V \le V_{IN} \le V_{OUT}$		0.1		μΑ	
	CND min auman		I <sub>OUT</sub> = 10mA (I <sub>Q</sub> )		400			
I <sub>GND</sub>	GND pin curre	nı	I <sub>OUT</sub> = 1A		1300		μΑ	
I <sub>SHDN</sub>	Shutdown curre	ent (I <sub>GND</sub> )	$V_{EN} \le 0.5 V$ , $V_{OUT} \le V_{IN} \le 5.5$		20		nA	
FB	FB pin current	(TPS73701)			0.1	0.6	μΑ	
PSRR	Power-supply r	rejection ratio	f = 100Hz, I <sub>OUT</sub> = 1A		58		٦D	
PORK	(ripple rejection	า)	f = 10kHz, I <sub>OUT</sub> = 1A		37		dB	
V <sub>N</sub>	Output noise vo BW = 10Hz to		C <sub>OUT</sub> = 10μF		27 × V <sub>OUT</sub>		$\mu V_{\text{RMS}}$	
t <sub>STR</sub>	Startup time		$V_{OUT} = 3V$ , $R_L = 30\Omega$ , $C_{OUT} = 1\mu F$		600		μs	
V <sub>EN(HI)</sub>	EN pin high (er	nabled)		1.7		$V_{IN}$	V	
V <sub>EN(LO)</sub>	EN pin low (sh	utdown)		0		0.5	V	
EN(HI)	EN pin current	(enabled)	V <sub>EN</sub> = 5.5V		20		nA	
$\Gamma_{SD}$	Thermal shutdo	own temperature	Shutdown, temperature increasing		+160		°C	
	0 "		Reset, temperature decreasing +140				•0	
$T_J$	Operating junc	tion temperature		-40		+125	°C	

 <sup>(1)</sup> Minimum V<sub>IN</sub> = V<sub>OUT</sub> + V<sub>DO</sub> or 2.2V, whichever is greater.
 (2) For V<sub>OUT(nom)</sub> < 1.6V, when V<sub>IN</sub> ≤ 1.6V, the output will lock to V<sub>IN</sub> and may result in an over-voltage condition on the output. To avoid this situation, disable the device before powering down V<sub>IN</sub>.

TPS73701 is tested at  $V_{OUT} = 1.2V$ . Tolerance of external resistors not included in this specification.

 $V_{DO}$  is not measured for fixed output versions with  $V_{OUT(nom)}$  < 2.3V since minimum  $V_{IN}$  = 2.2V. Fixed-voltage versions only; refer to the *Applications* section for more information. (5)



#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. Fixed Voltage Version





Figure 2. Adjustable Voltage Version




#### **PIN CONFIGURATIONS**



#### DRB PACKAGE 3mm x 3mm SON (TOP VIEW)

OUT	[1]	8	IN
N/C	2	7	N/C
NR/FB	3	6	N/C
GND	4	5	ΕN

#### DRV PACKAGE<sup>(1)</sup> 2mm x 2mm SON (TOP VIEW)



(1) Power dissipation may limit operating range. Check Thermal Information table.


**Table 1. Pin Descriptions** 

PIN NAME	SOT223 (DCQ) PIN NO.	3×3 SON (DRB) PIN NO.	2×2 SON (DRV) PIN NO.	DESCRIPTION
IN	1	8	6	Unregulated input supply
GND	3, 6	4, Pad	3, Pad	Ground
EN	5	5	4	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the <i>Shutdown</i> section under <i>Applications Information</i> for more details. EN must not be left floating and can be connected to IN if not used.
NR	4	3	2	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.
FB	4	3	2	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	2	1	1	Regulator output. A 1.0µF or larger capacitor of any type is required for stability.
NC	_	2, 6, 7	5	Not connected



#### TYPICAL CHARACTERISTICS

For all voltage versions at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 2.2V, and  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted.






Figure 4.






Figure 5.

### **DROPOUT VOLTAGE vs TEMPERATURE** 200 180




Figure 6.

### **OUTPUT VOLTAGE HISTOGRAM**




Figure 7.

#### **OUTPUT VOLTAGE DRIFT HISTOGRAM**




Figure 8.



For all voltage versions at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 2.2V, and  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted.




Figure 9.




Figure 10.

# GROUND PIN CURRENT IN SHUTDOWN vs TEMPERATURE




Figure 11.





Figure 12.

#### **CURRENT LIMIT vs VIN** 2.0 1.9 1.8 1.7 Current Limit (A) 1.6 1.5 1.4 1.3 1.2 1.1 1.0 4.0 2.0 2.5 3.0 3.5 4.5 5.0 5.5 $V_{IN}(V)$ Figure 13.





For all voltage versions at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 2.2V, and  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted.




Figure 15.




Figure 16.






Figure 17.



RMS NOISE VOLTAGE vs C<sub>NR</sub>







Figure 20.



For all voltage versions at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 2.2V, and  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted.



10μs/div Figure 21.




Figure 22.





Figure 23.



10 (Yu) 1 0.01 0.01 10 0.01 0.01




Figure 25.

125



For all voltage versions at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 2.2V, and  $C_{OUT}$  = 2.2 $\mu$ F, unless otherwise noted.




Figure 27.





Figure 28.







Figure 29.






Figure 30.



#### APPLICATION INFORMATION

The TPS737xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features combined with an enable input make the TPS737xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 31 shows the basic circuit connections for the fixed voltage models. Figure 32 gives the connections for the adjustable output version (TPS73701).




Figure 31. Typical Application Circuit for Fixed-Voltage Versions




Figure 32. Typical Application Circuit for Adjustable-Voltage Version

 $R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 2.

For best accuracy, make the parallel combination of  $R_1$  and  $R_2$  approximately equal to  $19k\Omega.$  This  $19k\Omega,$  in addition to the internal  $8k\Omega$  resistor, presents the same impedance to the error amp as the  $27k\Omega$  bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability if input impedance is very low, it is good analog design practice to connect a  $0.1\mu F$  to  $1\mu F$  low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS737xx requires a 1.0 $\mu$ F output capacitor for stability. It is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{OUT}$  and total ESR drops below  $50n\Omega F$ . Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

#### **OUTPUT NOISE**

A precision bandgap reference is used to generate the internal reference voltage,  $V_{REF}.$  This reference is the dominant noise source within the TPS737xx and it generates approximately  $32\mu V_{RMS}$  (10Hz to 100kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}}$$
 (1)

Since the value of  $V_{\text{REF}}$  is 1.2V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C<sub>NR</sub>.

www.ti.com

An internal  $27k\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR} = 10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for  $C_{NR} = 10nF$ .

This noise reduction effect is shown as RMS Noise Voltage vs  $C_{NR}$  in the Typical Characteristics section.

The TPS73701 adjustable version does not have the NR pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the feedback pin (FB) reduces output noise and improve load transient performance. This capacitor should be limited to  $0.1\mu F$ .

The TPS737xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{OUT}$ . The charge pump generates ~250 $\mu$ V of switching noise at ~4MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{OUT}$  and  $C_{OUT}$ .

# BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the printed circuit board (PCB) be designed with separate ground planes for  $V_{\rm IN}$  and  $V_{\rm OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### INTERNAL CURRENT LIMIT

The TPS737xx internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{\text{OUT}}$  drops below 0.5V. See Figure 12 in the Typical Characteristics section.

Note from Figure 12 that approximately -0.2V of  $V_{OUT}$  results in a current limit of 0mA. Therefore, if OUT is forced below -0.2V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS737xx should be enabled first.

#### **ENABLE PIN AND SHUTDOWN**

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels. A  $V_{EN}$  below 0.5V (max) turns the regulator off and drops the GND pin current to approximately 10nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated  $V_{OLIT}$  (see Figure 23).

When shutdown capability is not required, EN can be connected to  $V_{\rm IN}$ . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{\rm IN}$  has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for  $V_{\rm IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power-up.

Note that current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.

#### DROPOUT VOLTAGE

The TPS737xx uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{\text{IN}}-V_{\text{OUT}})$  is less than the dropout voltage  $(V_{\text{DO}})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{\text{DS}, \text{ ON}}$  of the NMOS pass element.

For large step changes in load current, the TPS737xx requires a larger voltage drop from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{\text{IN}} - V_{\text{OUT}}$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V $_{\rm IN}$  to V $_{\rm OUT}$  voltage drop). Under worst-case conditions [full-scale instantaneous load change with (V $_{\rm IN}$  – V $_{\rm OUT}$ ) close to dc dropout levels], the TPS737xx can take a couple of hundred microseconds to return to the specified regulation accuracy.



#### TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without a 1.0 $\mu$ F output capacitor. As with any regulator, the addition of additional capacitance from the OUT pin to ground reduces undershoot magnitude but increases its duration. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the OUT pin to the FB pin will also improve the transient response.

The TPS737xx does not have active pull-down when the output is over-voltage. This architecture allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This architecture also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{\text{OUT}}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$\frac{\text{dV}}{\text{dT}} = \frac{V_{\text{OUT}}}{C_{\text{OUT}} \times 80 \text{k}\Omega \parallel R_{\text{LOAD}}}$$
(4)

(Adjustable voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$
(5)

#### **REVERSE CURRENT**

The NMOS pass element of the TPS737xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on because of stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin because of voltage applied on the OUT pin. There will be additional current flowing into the OUT pin as a result of the  $80k\Omega$  internal resistor divider to ground (see Figure 1 and Figure 2).

For the TPS73701, reverse current may flow when  $V_{\text{FB}}$  is more than 1.0V above  $V_{\text{IN}}$ .

#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design heatsink), (including increase the temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your application. This produces a worstcase junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS737xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS737xx into thermal shutdown degrades device reliability.

www.ti.com

#### POWER DISSIPATION

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 6:


$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On both SON (DRB) and SON (DRV) packages, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the SOT-223 (DCQ) package, the primary conduction path for heat is through the tab to the PCB. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 7:

$$R_{\theta JA} = \frac{(+125^{\circ}C - T_{A})}{P_{D}}$$
 (7)

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 33.



Note:  $\theta_{JA}$  value at board size of  $9in^2$  (that is,  $3in \times 3in$ ) is a JEDEC standard.

Figure 33.  $\theta_{JA}$  vs Board Size

Figure 33 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

**NOTE:** When the device is mounted on an application PCB, it is strongly recommended to use  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the *Estimating Junction Temperature* section.



#### **ESTIMATING JUNCTION TEMPERATURE**

Using the thermal metrics  $\Psi_{\rm JT}$  and  $\Psi_{\rm JB}$ , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 8). For backwards compatibility, an older  $\theta_{\rm JC}$ , Top parameter is listed as well.

$$\Psi_{JT}: \quad T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$
 
$$\Psi_{JB}: \quad T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$
 (8)

Where  $P_D$  is the power dissipation shown by Equation 6,  $T_T$  is the temperature at the center-top of the IC package, and  $T_B$  is the PCB temperature measured 1mm away from the IC package *on the PCB surface* (as Figure 35 shows).

**NOTE:** Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com.

By looking at Figure 34, the new thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) have very little dependency on board size. That is, using  $\Psi_{JT}$  or  $\Psi_{JB}$  with Equation 8 is a good way to estimate  $T_J$  by simply measuring  $T_T$  or  $T_B$ , regardless of the application board size.





Figure 34.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size

For a more detailed discussion of why TI does not recommend using  $\theta_{JC(top)}$  to determine thermal characteristics, refer to application report SBVA025, Using New Thermal Metrics, available for download at www.ti.com. For further information, refer to application report SPRA953, IC Package Thermal Metrics, also available on the TI website.



(1) Power dissipation may limit operating range. Check Thermal Information table.

Figure 35. Measuring Points for T<sub>T</sub> and T<sub>B</sub>

#### www.ti.com

## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision N (June 2011) to Revision O	Page
Changed Thermal Information table data and footnote 2b	3
Changed V <sub>FB</sub> Internal reference parameter in Electrical Characteristics table	4
Changed title of Figure 8	7
Changes from Revision M (October, 2010) to Revision N	Page
Added footnote (3) to Thermal Information table	3
Added footnote to Figure 35	





29-Jan-2013

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish		Op Temp (°C)		Samples
TD070704D00	(1)	007.000			70	(2)	011.011	(3)	10 / 105	(4)	
TPS73701DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS/3/01	Samples
TPS73701DCQG4	ACTIVE	SOT-223	DCQ	6	78	TBD	Call TI	Call TI	-40 to 125		Samples
TPS73701DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TPS73701DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTN	Samples
TPS73701DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTN	Samples
TPS73718DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DCQG4	ACTIVE	SOT-223	DCQ	6	78	TBD	Call TI	Call TI	-40 to 125		Samples
TPS73718DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TPS73718DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAL	Samples
TPS73718DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAL	Samples
TPS73725DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73725	Samples
TPS73725DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Samples





www.ti.com 29-Jan-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS73725DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73725	Samples
TPS73725DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TPS73730DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVT	Samples
TPS73730DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVT	Samples
TPS73733DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Sample
TPS73733DCQG4	ACTIVE	SOT-223	DCQ	6	78	TBD	Call TI	Call TI	-40 to 125		Sample
TPS73733DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Sample
TPS73733DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	TBD	Call TI	Call TI	-40 to 125		Sample
TPS73733DRVR	PREVIEW	SON	DRV	6		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIJ	
TPS73733DRVT	PREVIEW	SON	DRV	6		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIJ	
TPS73734DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCH	Sample
TPS73734DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCH	Sample

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

29-Jan-2013

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS73733:

Automotive: TPS73733-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Feb-2013


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73701DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73701DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73718DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73718DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73730DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73730DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73733DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS73734DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3

www.ti.com 25-Feb-2013




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73701DRBR	SON	DRB	8	3000	552.0	367.0	36.0
TPS73701DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS73701DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73701DRBT	SON	DRB	8	250	552.0	185.0	36.0
TPS73701DRVR	SON	DRV	6	3000	195.0	200.0	45.0
TPS73701DRVT	SON	DRV	6	250	195.0	200.0	45.0
TPS73718DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS73718DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73730DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS73730DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73733DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS73734DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0

## DCQ (R-PDSO-G6)

### PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Controlling dimension in inches.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- Lead width dimension does not include dambar protrusion.
- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- I. Datums A and B are to be determined at Datum H.



## DCQ (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## DRB (S-PVSON-N8)


## PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-2/N 09/12

NOTE: All linear dimensions are in millimeters



## DRB (S-PVSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



## DRV (S-PWSON-N6)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



## DRV (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>