

## DECT SiGe Front End IC



### Description

The U7004B is a monolithic SiGe transmit/receive front end IC with power amplifier, internally 50-Ω matched, low-noise amplifier and T/R switch driver. It is especially designed for operation in TDMA systems like DECT. Due to the ramp-control feature and a very low quiescent current an external switch transistor for  $V_S$  is not required.

Electrostatic sensitive device. Observe precautions for handling.



### Features

- Single 3-V supply voltage
- High-power-added efficient power amplifier ( $P_{out}$  typ. 26.5 dBm)
- Ramp-controlled output power
- Low-noise preamplifier (NF typ. 1.8 dB)
- Biasing for external PIN diode T/R switch
- Current-saving standby mode
- Few external components

### Block Diagram




Figure 1. Block diagram

### Ordering Information

Extended Type Number	Package	Remarks
U7004B-MFS	SSO20	Tube
U7004B-MFSG3	SSO20	Taped and reeled

## Pin Description

Pin	Symbol	Function
1	R_SWITCH	Resistor to GND sets the PIN diode current
2	SWITCH_OUT	Switched current output for PIN diode
3	GND1	Ground
4	LNA_IN	Low-noise amplifier input
5	GND2	Ground
6	V1_PA	Inductor to power supply for power amplifier
7	GND3	Ground
8	GND4	Ground
9	GND5	Ground
10	V2_PA_OUT	Inductor to power supply and matching network for power amplifier output
11	GND6	Ground
12	GND7	Ground
13	VS_PA	Supply voltage for power amplifier
14	RAMP	Power-ramping control input
15	PA_IN	Power amplifier input
16	VS_LNA	Supply-voltage input for low-noise amplifier
17	GND8	Ground
18	LNA_OUT	Low-noise amplifier output
19	RX_ON	RX active high
20	PU	Power-up active high




Figure 2. Pinning

## Absolute Maximum Ratings

All voltages refer to GND (Pins 3, 5, 7, 8, 9, 11, 12 and 17)

Parameter	Symbol	Value	Unit
Supply voltage Pins 6, 10, 13 and 16 (no RF)	$V_S$	5	V
Duty cycle PA		50	%
Burst duration PA		5	ms
Junction temperature	$T_j$	150	°C
Storage temperature	$T_{stg}$	-40 to +125	°C
Input power PA Pin 15	$P_{inPA}$	+10	dBm
Input power LNA Pin 4	$P_{inLNA}$	-5	dBm
ESD protection according to ESD-S5.2-1994		Class M1	

## Thermal Resistance

Parameter	Symbol	Value	Unit
Junction ambient	$R_{thJA}$	95	K/W

## Operating Range

All voltages refer to GND (Pins 3, 5, 7, 8, 9, 11, 12 and 17). The following table represents the sum of all supply currents depending on the TX/RX mode. Power supply points are VS\_LNA, VS\_PA, V1\_PA, V2\_PA\_OUT.

Parameter		Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Pins 6, 10 and 13	V <sub>S</sub>	2.7	3.6	4.6	V
Supply voltage	Pin 16	V <sub>S</sub>	2.7	3.6	4.6	V
Supply current	TX	I <sub>S</sub>		450		mA
	RX	I <sub>S</sub>		8		mA
Standby current	PU = 0	I <sub>S</sub>		10		μA
Ambient temperature		T <sub>amb</sub>	-25	+25	+70	°C

## Electrical Characteristics

Test conditions (unless otherwise specified): V<sub>S</sub> = 3.6 V, T<sub>amb</sub> = 25°C, pulsed mode, duty cycle 4.17%, t<sub>on</sub> = 417 μs

Parameter	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
<b>Power amplifier <sup>1)</sup></b>						
Supply voltage	Pins 6, 10 and 13	V <sub>S</sub>	2.7	3.6	4.6	V
Supply current	TX	I <sub>S_TX</sub>		450		mA
	RX (PA off)	I <sub>S_RX</sub>			10	μA
Standby current	Standby	I <sub>S_standby</sub>			10	μA
Frequency range	TX	f	1.88		1.94	GHz
Power gain	TX Pin 15 to Pin 10	G <sub>p</sub>		28		dB
Gain-control range	TX	ΔG <sub>p</sub>		48		dB
Ramping voltage	TX, power gain (max) Pin 14	V <sub>RAMP max</sub>		2.1		V
Ramping current		I <sub>RAMP</sub>		0.5	2.0	mA
Power-added efficiency	TX	PAE		30		%
Saturated output power	TX, referred to Pin 10	P <sub>sat</sub>		26.5		dBm
Input matching <sup>2)</sup>	TX Pin 15	VSWR <sub>in</sub>		<2.0:1		
Output matching <sup>2)</sup>	TX Pin 10	VSWR <sub>out</sub>		<2.0:1		
Harmonics @P 1dB	TX Pin 10	2 fo 3 fo		-30		dBc
Max. input power	Pin 15	P <sub>inPA</sub>		10		dBm
Stability (non harmonic emission)	TX Pin 10 P <sub>in</sub> = 2 dBm, V <sub>RAMP</sub> = 2 V VSWR <sub>out</sub> <10:1 (all phases)			-60		dBc
<b>T/R-switch driver (current programmed by external resistor from R_SWITCH to GND)</b>						
Switch-out current output	Standby Pin 2	I <sub>S_O_standby</sub>			2	μA
	RX	I <sub>S_O_RX</sub>			2	μA
	TX @ 100 Ω	I <sub>S_O_100</sub>		1		mA
	TX @ 1.2 kΩ	I <sub>S_O_1k2</sub>		3		mA
	TX @ 33 kΩ	I <sub>S_O_33k</sub>		10		mA

**Note** 1) Power amplifier shall be unconditional stable, maximum duty cycle 50%, maximum load mismatch and duration: load VSWR = 20:1 (all phases) 10 s, Z<sub>G</sub> = 50 Ω

2) With external matching network (see figures 13 and 14)

## Electrical Characteristics (continued)

Test conditions (unless otherwise specified):  $V_S = 3.6\text{ V}$ ,  $T_{\text{amb}} = 25^\circ\text{C}$ , pulsed mode, duty cycle 4.17%,  $t_{\text{on}} = 417\ \mu\text{s}$

Parameter	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
<b>Low-noise amplifier <sup>3)</sup></b>						
Supply voltage	All Pin 16	$V_S$	2.7	3.6	4.6	V
Supply current	RX	$I_S$		8		mA
Supply current (LNA and control logic)	TX (control logic active) Pin 16	$I_S$		300		$\mu\text{A}$
Standby current	Standby Pin 16	$I_S$		1	10	$\mu\text{A}$
Frequency range	RX	f	1.88		1.94	GHz
Power gain	RX Pin 4 to Pin 18	Gp	17	19		dB
Noise figure	RX	NF		1.8	2.0	dB
Gain compression	RX, referred to Pin 18	P1dB		-7		dBm
3rd-order input interception point	RX	IIP3		-15		dBm
Input matching	RX	VSWRin		<2:1		
Output matching	RX	VSWRout		<2:1		
<b>Logic input levels (RX_ON, PU)</b>						
High input level	= '1' Pins 19 and 20	$V_{iH}$	2.4		$V_S$	V
Low input level	= '0'	$V_{iL}$	0		0.5	V
High input current	= '1'	$I_{iH}$		40		$\mu\text{A}$
Low input current	= '0'	$I_{iL}$		0		$\mu\text{A}$

3) Low-noise amplifier shall be unconditional stable

## Control Logic

	PU
Power up	1
Standby	0

	RX_ON
RX mode	1
TX mode	0




Figure 3. Output power vs. ramp voltage

## Input / Output Circuits




Figure 4.

**Input / Output Circuits (continued)**




Figure 5.




Figure 8.




Figure 6.




Figure 9.




Figure 7.




Figure 10.

## Input / Output Circuits (continued)




Figure 11.




Figure 12.

## Typical Application Circuit




Figure 13. Typical schematic




Figure 14. U7004B application board schematic





Figure 15. U7004B application board layout

## Package Information

Package SSO20  
Dimensions in mm



technical drawings  
according to DIN  
specifications

13007



## Ozone Depleting Substances Policy Statement

It is the policy of **TEMIC Semiconductor GmbH** to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**TEMIC Semiconductor GmbH** has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**TEMIC Semiconductor GmbH** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

**We reserve the right to make changes to improve technical design and may do so without further notice.**

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

**Data sheets can also be retrieved from the Internet: <http://www.temic-semi.com>**

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany  
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423