

### SOURCE DRIVER FOR 300/309-OUTPUT TFT-LCD (64 GRAY SCALE)

#### DESCRIPTION

The  $\mu$ PD16640T is a source driver for TFT-LCD 64 gray scale displays. Its logic circuit operates at 3.3 V and the driver circuit operates at 3.3 or 5.0 V (selectable). The input data is digital at 6 bits  $\times$  3dots, and 2600,000 colors can be displayed in 64-value outputs  $\gamma$ -corrected by the internal D/A converter and 11 external power supplies.

The clock frequency is 55 MHz<sub>MIN</sub>. By switching over the number of outputs between 300 and 309, the  $\mu$ PD16640T can be used in TFT-LCD panels conforming to the SVGA/XGA standards.

#### FEATURES


- Precharge-less output buffer
- 64-value output by 11 external power supplies and internal D/A converter.
- Level of  $\gamma$ -corrected power supply can be inverted.
- Output voltage range: 2.8 V<sub>P-P</sub>MAX. (at supply voltage V<sub>DD2</sub> of driver circuit = 3.0 V)  
4.3 V<sub>P-P</sub>MAX. (at supply voltage V<sub>DD2</sub> of driver circuit = 4.5 V)
- CMOS level input
- 6 bit (gray scale data)  $\times$  3 dot input
- High-speed data transfer: f<sub>max.</sub> = 55 MHz<sub>MIN</sub>. (internal data transfer rate at supply voltage V<sub>DD1</sub> of logic circuit = 3.0 V)
- Number of outputs selectable (O<sub>sel</sub> = H: 300 outputs, O<sub>sel</sub> = L: 309 outputs)
- Supply voltage of driver circuit selectable (V<sub>sel</sub> = H: 300 outputs, O<sub>sel</sub> = L: 309 outputs)  
(V<sub>sel</sub> = H: 3.3 V, V<sub>sel</sub> = L: 5.0 V)
- Slim TCP

#### ORDERING INFORMATION


Part No.	Package
$\mu$ PD16640TN-xxx	TCP (TAB package)

Because the TCP's external shape is customized, please consult an NEC salesperson for further details in this regard.

1. BLOCK DIAGRAM



2. PIN CONFIGURATION (standard TCP: μPD16640TN-xxx)



Osel and Vsel pins are internally pulled up.

Therefore, the number of input pins can be reduced by opening or short-circuiting these pins to Vss2 by means of TCP wiring.

3. PIN DESCRIPTION



Pin Symbol	Pin Name	Description
S <sub>1</sub> to S <sub>309/300</sub>	Driver output	Output 64 gray scale analog voltages converted from digital signals. O <sub>sel</sub> = H: 300 outputs (S <sub>1</sub> → S <sub>150/151</sub> , S <sub>160/151</sub> → S <sub>309/300</sub> ) O <sub>sel</sub> = L: 309 outputs (S <sub>1</sub> to S <sub>309/300</sub> ) Output pins S <sub>151</sub> through S <sub>159</sub> are invalid in 300-output mode.
D <sub>00</sub> to D <sub>05</sub>	Display data input	Input 18-bit-wide display gray scale data (6 bits) × 3 dots (RGB). D <sub>X0</sub> : LSB, D <sub>X5</sub> : MSB
D <sub>10</sub> to D <sub>15</sub>		
D <sub>20</sub> to D <sub>25</sub>		
R <sub>L</sub>	Shift direction select input	This pin inputs/outputs start pulses when two or more μPD16640Ts are connected in cascade. Shift direction of shift register is as follows: R <sub>L</sub> = H: STHR input, S <sub>1</sub> → S <sub>309/300</sub> , STHL output R <sub>L</sub> = L: STHL input, S <sub>309/300</sub> → S <sub>1</sub> , STHR output
STHR	Right shift start pulse I/O	R <sub>L</sub> = H: Inputs start pulse. R <sub>L</sub> = L: Outputs start pulse.
STHL	Left shift start pulse I/O	R <sub>L</sub> = H: Outputs start pulse. R <sub>L</sub> = L: Inputs start pulse.
O <sub>sel</sub>	Selection of Number of outputs	Selects number of outputs, This pins is internally pulled up. O <sub>sel</sub> = H: 300 outputs O <sub>sel</sub> = L: 309 outputs
V <sub>sel</sub>	Driver voltage selection	Selects driver voltage. This pin is internally pulled up. V <sub>sel</sub> = H: V <sub>DD2</sub> = 3.3 V V <sub>sel</sub> = L: V <sub>DD2</sub> = 5.0 V
CLK	Shift clock input	Inputs shift clock to shift register. Display data is loaded to data register at rising edge of this pin. When O <sub>sel</sub> = H, start pulse output goes high at rising edge of 100th clock after start pulse has been input, and serves as start pulse to driver in next stage. 100th clock of driver in first stage serves as start pulse of driver in next stage. When O <sub>sel</sub> = L, start pulse output goes high at rising edge of 103rd clock after start pulse has been input, and serves as start pulse of driver in next stage. 103rd clock of driver in first stage serves as start pulse of driver in next stage. Contents of data register are latched at rising edge, transferred to D/A converter, and output as analog corresponding to display data.

Pin Symbol	Pin Name	Description
STB	Latch input	Contents of internal shift register are cleared after STB has been input. One pulse of this signal is input when μPD16640T is started, and then device operates normally. For STB input timing, refer to Relations between STB, Start Pulse, and Blanking Period in Switching Characteristic Waveform.
V <sub>0</sub> to V <sub>10</sub>	γ-corrected power supply	Inputs γ-corrected power from external source. $V_{SS2} \leq V_{10} \leq V_9 \leq V_8 \leq V_7 \leq V_6 \leq V_5 \leq V_4 \leq V_3 \leq V_2 \leq V_1 \leq V_0 \leq V_{DD2}$ or $V_{SS2} \leq V_0 \leq V_1 \leq V_2 \leq V_3 \leq V_4 \leq V_5 \leq V_6 \leq V_7 \leq V_8 \leq V_9 \leq V_{10} \leq V_{DD2}$ Maintain gray scale power supply during gray scale voltage output.
V <sub>DD1</sub>	Logic circuit power supply	3.3 V ±0.3 V
V <sub>DD2</sub>	Driver circuit power supply	V <sub>sel</sub> = V <sub>DD2</sub> or OPEN: V <sub>DD2</sub> = 3.3 V ±0.3 V V <sub>sel</sub> = L : V <sub>DD2</sub> = 5.0 V ±0.5 V
V <sub>SS1</sub>	Logic ground	Ground
V <sub>SS2</sub>	Driver ground	Ground

**Caution** Be sure to turn on power in the order V<sub>DD1</sub>, logic input, V<sub>DD2</sub> and gray scale power (V<sub>0</sub> to V<sub>10</sub>), and turn off power in the reverse order, to prevent the μPD16640T from being damaged by latchup. Be sure to observe this power sequence even during a transition period.

4. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The 11 major points on the  $\gamma$ -characteristic curve of the LCD panel are arbitrarily set by external power supplies  $V_0$  through  $V_{10}$ . If the display data is 00H or 3FH, gray scale voltage  $V_0$  or  $V_{10}$  is output. If the display data is in the range 01H to 3EH, the higher 3 bits select an external power pair  $V_{n+1}, V_n$ . The lower 3 bits evenly divide the range of  $V_{n+1}$  to  $V_n$  into eight segments by means of D/A conversion (however, the ranges from  $V_9$  to  $V_8$  and from  $V_2$  to  $V_1$  are divided into seven segments) to output a 64 gray scale voltage.




Relation between Input Data Output Voltage

Input Data	D <sub>X5</sub>	D <sub>X4</sub>	D <sub>X3</sub>	D <sub>X2</sub>	D <sub>X1</sub>	D <sub>X0</sub>	Output Voltage
00H	0	0	0	0	0	0	V <sub>0</sub>
01H	0	0	0	0	0	1	$V_2 + (V_1 - V_2) \times 6/7$
02H	0	0	0	0	1	0	$V_2 + (V_1 - V_2) \times 5/7$
03H	0	0	0	0	1	1	$V_2 + (V_1 - V_2) \times 4/7$
04H	0	0	0	1	0	0	$V_2 + (V_1 - V_2) \times 3/7$
05H	0	0	0	1	0	1	$V_2 + (V_1 - V_2) \times 2/7$
06H	0	0	0	1	1	0	$V_2 + (V_1 - V_2) \times 1/7$
07H	0	0	0	1	1	1	V <sub>2</sub>
08H	0	0	1	0	0	0	$V_3 + (V_2 - V_3) \times 7/8$
09H	0	0	1	0	0	1	$V_3 + (V_2 - V_3) \times 6/8$
0AH	0	0	1	0	1	0	$V_3 + (V_2 - V_3) \times 5/8$
0BH	0	0	1	0	1	1	$V_3 + (V_2 - V_3) \times 4/8$
0CH	0	0	1	1	0	0	$V_3 + (V_2 - V_3) \times 3/8$
0DH	0	0	1	1	0	1	$V_3 + (V_2 - V_3) \times 2/8$
0EH	0	0	1	1	1	0	$V_3 + (V_2 - V_3) \times 1/8$
0FH	0	0	1	1	1	1	V <sub>3</sub>
10H	0	1	0	0	0	0	$V_4 + (V_3 - V_4) \times 7/8$
11H	0	1	0	0	0	1	$V_4 + (V_3 - V_4) \times 6/8$
12H	0	1	0	0	1	0	$V_4 + (V_3 - V_4) \times 5/8$
13H	0	1	0	0	1	1	$V_4 + (V_3 - V_4) \times 4/8$
14H	0	1	0	1	0	0	$V_4 + (V_3 - V_4) \times 3/8$
15H	0	1	0	1	0	1	$V_4 + (V_3 - V_4) \times 2/8$
16H	0	1	0	1	1	0	$V_4 + (V_3 - V_4) \times 1/8$
17H	0	1	0	1	1	1	V <sub>4</sub>
18H	0	1	1	0	0	0	$V_5 + (V_4 - V_5) \times 7/8$
19H	0	1	1	0	0	1	$V_5 + (V_4 - V_5) \times 6/8$
1AH	0	1	1	0	1	0	$V_5 + (V_4 - V_5) \times 5/8$
1BH	0	1	1	0	1	1	$V_5 + (V_4 - V_5) \times 4/8$
1CH	0	1	1	1	0	0	$V_5 + (V_4 - V_5) \times 3/8$
1DH	0	1	1	1	0	1	$V_5 + (V_4 - V_5) \times 2/8$
1EH	0	1	1	1	1	0	$V_5 + (V_4 - V_5) \times 1/8$
1FH	0	1	1	1	1	1	V <sub>5</sub>
20H	1	0	0	0	0	0	$V_6 + (V_5 - V_6) \times 7/8$
21H	1	0	0	0	0	1	$V_6 + (V_5 - V_6) \times 6/8$
22H	1	0	0	0	1	0	$V_6 + (V_5 - V_6) \times 5/8$
23H	1	0	0	0	1	1	$V_6 + (V_5 - V_6) \times 4/8$
24H	1	0	0	1	0	0	$V_6 + (V_5 - V_6) \times 3/8$
25H	1	0	0	1	0	1	$V_6 + (V_5 - V_6) \times 2/8$
26H	1	0	0	1	1	0	$V_6 + (V_5 - V_6) \times 1/8$
27H	1	0	0	1	1	1	V <sub>6</sub>
28H	1	0	1	0	0	0	$V_7 + (V_6 - V_7) \times 7/8$
29H	1	0	1	0	0	1	$V_7 + (V_6 - V_7) \times 6/8$
2AH	1	0	1	0	1	0	$V_7 + (V_6 - V_7) \times 5/8$
2BH	1	0	1	0	1	1	$V_7 + (V_6 - V_7) \times 4/8$
2CH	1	0	1	1	0	0	$V_7 + (V_6 - V_7) \times 3/8$
2DH	1	0	1	1	0	1	$V_7 + (V_6 - V_7) \times 2/8$
2EH	1	0	1	1	1	0	$V_7 + (V_6 - V_7) \times 1/8$
2FH	1	0	1	1	1	1	V <sub>7</sub>
30H	1	1	0	0	0	0	$V_8 + (V_7 - V_8) \times 7/8$
31H	1	1	0	0	0	1	$V_8 + (V_7 - V_8) \times 6/8$
32H	1	1	0	0	1	0	$V_8 + (V_7 - V_8) \times 5/8$
33H	1	1	0	0	1	1	$V_8 + (V_7 - V_8) \times 4/8$
34H	1	1	0	1	0	0	$V_8 + (V_7 - V_8) \times 3/8$
35H	1	1	0	1	0	1	$V_8 + (V_7 - V_8) \times 2/8$
36H	1	1	0	1	1	0	$V_8 + (V_7 - V_8) \times 1/8$
37H	1	1	0	1	1	1	V <sub>8</sub>
38H	1	1	1	0	0	0	$V_9 + (V_8 - V_9) \times 6/7$
39H	1	1	1	0	0	1	$V_9 + (V_8 - V_9) \times 5/7$
3AH	1	1	1	0	1	0	$V_9 + (V_8 - V_9) \times 4/7$
3BH	1	1	1	0	1	1	$V_9 + (V_8 - V_9) \times 3/7$
3CH	1	1	1	1	0	0	$V_9 + (V_8 - V_9) \times 2/7$
3DH	1	1	1	1	0	1	$V_9 + (V_8 - V_9) \times 1/7$
3EH	1	1	1	1	1	0	V <sub>9</sub>
3FH	1	1	1	1	1	1	V <sub>10</sub>

**γ-Corrected Power Circuit**

The reference power supply of the D/A converter consists of a ladder circuit with a total of 64 resistors, and resistance  $\Sigma r_i$  between γ-corrected power pins differs depending on each pair of γ-corrected power pins. One pair of γ-corrected power pins consists of seven or eight series resistors, and resistance  $\Sigma r_i$  in the figure below is indicated as the sum of the seven or eight resistors. The resistance ratio between the γ-corrected power pins ( $\Sigma r_i$  ratio) is designed to be a value relatively close to the ratio of the γ-corrected voltages  $V_1$  through  $V_9$  (gray scale voltages in 8 steps) used in an actual LCD panel. Under ideal conditions where there is no difference between the two, therefore, there is no voltage difference between the voltage of the γ-corrected power supplies and the gray scale voltages in 8 steps of the resistor ladder circuits of the μPD16640T, and no current flows into the γ-corrected power pins  $V_1$  through  $V_9$ . As a result, a voltage follower circuit is not necessary.





**Relation between Input Data and Output Data**

Data format : 1 pixel data (6 bits) × RGB (3 dots)

Input width : 18 bits

R/L = H (right shift)

Output	S <sub>1/1</sub>	S <sub>2/2</sub>	S <sub>3/3</sub>	...	S <sub>308/299</sub>	S <sub>309/300</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	...	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>


R/L = L (left shift)

Output	S <sub>1/1</sub>	S <sub>2/2</sub>	S <sub>3/3</sub>	...	S <sub>308/299</sub>	S <sub>309/300</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	...	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>

**5. OPERATION OF OUTPUT BUFFER**

The output buffer consists of a operational amplifier circuit that does not perform precharge operation. Therefore, driver output current I<sub>VOH1/2</sub> is the charging current to the LCD, and I<sub>VOL1/2</sub> is the discharging current.

**<LCD panel driving waveform of μPD16640T>**



6. ELECTRIC SPECIFICATION

Absolute Maximum Ratings ( $V_{SS1} = V_{SS2} = 0\text{ V}$ )

Parameter	Symbol	Ratings	Unit
Supply voltage	$V_{DD1}$	-0.3 V to +4.5	V
Supply voltage	$V_{DD2}$	-0.3 to +6.0	V
Input voltage	$V_I$	-0.3 to $V_{DD1,2} + 0.3$	V
Output voltage	$V_O$	-0.3 to $V_{DD1,2} + 0.3$	V
Permissible dissipation	$P_D$	150	mW
Operating temperature range	$T_A$	-10 to +75	°C
Storage temperature range	$T_{stg.}$	-55 to +125	°C

Recommended Operating Range ( $T_A = -10\text{ to }+75\text{°C}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic supply voltage	$V_{DD1}$		3.0	3.3	3.6	V
Driver supply voltage	$V_{DD2}$	$V_{sel} = H$	3.0	3.3	3.6	V
Driver supply voltage	$V_{DD2}$	$V_{sel} = L$	4.5	5.0	5.5	V
$\gamma$ -corrected power supply	$V_0$ to $V_{10}$		$V_{SS2} + 0.1$		$V_{DD2} - 0.1$	V
Maximum clock frequency	$f_{max.}$		55			MHz
Output load capacitance	$C_L$				150	pF

**Electrical Characteristics (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 3.0 to 3.6 V, V<sub>DD2</sub> = 3.0 to 3.6 V or 4.5 to 5.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
High-level input voltage	V <sub>IH</sub>	R $\bar{L}$ , CLK, STB, STHR (STHL)	0.7V <sub>DD1</sub>		V <sub>DD1</sub>	V	
Low-level input voltage	V <sub>IL</sub>	D <sub>00-05</sub> , D <sub>10-15</sub> , D <sub>20-25</sub>	0		0.3V <sub>DD1</sub>	V	
Input leakage current	I <sub>L</sub>	D <sub>00-05</sub> , D <sub>10-15</sub> , D <sub>20-25</sub> R $\bar{L}$ , STB, STHR (STHL), CLK			±1.0	μA	
Pull-up resistor	R <sub>PU</sub>	V <sub>DD1</sub> = 3.3 V, O <sub>sel</sub> , V <sub>sel</sub>	40	100	250	kΩ	
High-level output voltage	V <sub>OH</sub>	STHR (STHL), I <sub>o</sub> = -1.0 mA	V <sub>DD1</sub> - 0.5			V	
Low-level output voltage	V <sub>OL</sub>	STHR (STHL), I <sub>o</sub> = +1.0 mA			0.5	V	
Static current dissipation of γ-corrected power	I <sub>Vn</sub>	V <sub>DD1</sub> = 3.3 V, V <sub>DD2</sub> = 3.3 V or 5.0 V V <sub>n</sub> - V <sub>n+1</sub> = 0.5 V	V <sub>0</sub> -V <sub>1</sub>	100	200	400	μA
			V <sub>1</sub> -V <sub>2</sub>	54	109	218	μA
			V <sub>2</sub> -V <sub>3</sub>	39	79	158	μA
			V <sub>3</sub> -V <sub>4</sub>	68	137	274	μA
			V <sub>4</sub> -V <sub>5</sub>	109	219	438	μA
			V <sub>5</sub> -V <sub>6</sub>	116	232	464	μA
			V <sub>6</sub> -V <sub>7</sub>	144	288	576	μA
			V <sub>7</sub> -V <sub>8</sub>	116	232	464	μA
			V <sub>8</sub> -V <sub>9</sub>	72	145	290	μA
V <sub>9</sub> -V <sub>10</sub>	92	185	370	μA			

**Electrical Characteristics (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 3.0 to 3.6 V, V<sub>DD2</sub> = 3.0 to 3.6 V or 4.5 to 5.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Driver output current (V <sub>DD2</sub> = 3.3 V)	I <sub>VOH1</sub>	V <sub>OUT</sub> = 2.7 V, V <sub>X</sub> = 3.2 V <sup>Note 1</sup> V <sub>DD1</sub> = V <sub>DD2</sub> = 3.3 V		-0.04	-0.02	mA
	I <sub>VOL1</sub>	V <sub>OUT</sub> = 0.6 V, V <sub>X</sub> = 0.1 V <sup>Note 1</sup> V <sub>DD1</sub> = V <sub>DD2</sub> = 3.3 V	0.03	0.06		mA
Driver output current (V <sub>DD2</sub> = 5.0 V)	I <sub>VOH2</sub>	V <sub>OUT</sub> = 4.4 V, V <sub>X</sub> = 4.9 V <sup>Note 1</sup> V <sub>DD1</sub> = 3.3 V, V <sub>DD2</sub> = 5.0 V		-0.07	-0.03	mA
	I <sub>VOL2</sub>	V <sub>OUT</sub> = 0.6 V, V <sub>X</sub> = 0.1 V <sup>Note 1</sup> V <sub>DD1</sub> = 3.3 V, V <sub>DD2</sub> = 5.0 V	0.04	0.08		mA
Output voltage deviation	ΔV <sub>O</sub>	V <sub>DD1</sub> = 3.3 V V <sub>DD2</sub> = 3.3 V or 5.0 V V <sub>OUT</sub> = 0.5 V, 0.5 V <sub>DD2</sub> V <sub>DD2</sub> - 0.5 V		±6.0	±20	mV
Output voltage range	V <sub>O</sub>	Input data: 00H to 3FH	V <sub>SS2</sub> + 0.1		V <sub>DD2</sub> - 0.1	V
Dynamic logic current dissipation	I <sub>DD1</sub>	No load <sup>Note 2</sup>		0.2	1.0	mA
Dynamic driver current dissipation	I <sub>DD21</sub>	No load, V <sub>DD2</sub> = 3.3 V <sup>Note 2</sup>		4.5	10	mA
Dynamic driver current dissipation	I <sub>DD22</sub>	No load, V <sub>DD2</sub> = 5.0 V <sup>Note 2</sup>		4.6	10	mA

**Notes 1.** V<sub>X</sub> is output voltage of analog output pin S<sub>1</sub> to S<sub>309/300</sub>.

V<sub>OUT</sub> is the voltage applied to analog output pin S<sub>1</sub> to S<sub>309/300</sub>.

**2.** The STB cycle is specified at 31 μs and f<sub>CLK</sub> = 16 MHz. Input data: 0101 ... (checkerboard pattern)

**Switching Characteristics (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 3.0 to 3.6 V, V<sub>DD2</sub> = 3.0 to 3.6 V or 4.5 to 5.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V, t<sub>r</sub> = t<sub>f</sub> = 3.0 ns)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse delay time	t <sub>PLH1</sub>	C <sub>L</sub> = 15 pF		7.0	12	ns
Start pulse delay time	t <sub>PHL1</sub>	C <sub>L</sub> = 15 pF		7.0	12	ns
Driver output delay time 1	t <sub>PLH21</sub>	V <sub>DD2</sub> = 3.3 V 4 kΩ + 24 pF × 2	V <sub>O</sub> : 0.1 V → 3.2 V	3.6		μs
Driver output delay time 2	t <sub>PLH31</sub>			5.1	10	μs
Driver output delay time 1	t <sub>PHL21</sub>			3.1		μs
Driver output delay time 2	t <sub>PHL31</sub>			4.6	10	μs
Driver output delay time 1	t <sub>PLH22</sub>	V <sub>DD2</sub> = 5.0 V 4 kΩ + 24 pF × 2	V <sub>O</sub> : 0.1 V → 4.9 V	3.5		μs
Driver output delay time 2	t <sub>PLH32</sub>			4.6	10	μs
Driver output delay time 1	t <sub>PHL22</sub>			3.0		μs
Driver output delay time 2	t <sub>PHL32</sub>			4.4	10	μs
Input capacitance	C <sub>11</sub>	STHR (L), T <sub>A</sub> = 25 °C		10	20	pF
Input capacitance	C <sub>12</sub>	V <sub>0</sub> to V <sub>10</sub> , T <sub>A</sub> = 25 °C		60	100	pF
Input capacitance	C <sub>13</sub>	T <sub>A</sub> = 25°C other than STHR (H), V <sub>0</sub> to V <sub>10</sub>		10	15	pF


**Timing Requirements (T<sub>A</sub> = -10 to 75°C, V<sub>DD1</sub> = 3.0 to 3.6 V, V<sub>DD2</sub> = 3.0 to 3.6 V or 4.5 to 5.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V, t<sub>r</sub> = t<sub>f</sub> = 3.0 ns)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input signal rise time	t <sub>r</sub>	10 % → 90 %	3.0		8.0	ns
Input signal fall time	t <sub>f</sub>	90 % → 10 %	3.0		8.0	ns
Clock pulse width	PW <sub>CLK</sub>		18			ns
Clock low period	PW <sub>CLK(L)</sub>		4			ns
Clock high period	PW <sub>CLK(H)</sub>		4			ns
Data setup time	t <sub>SETUP1</sub>		4			ns
Data hold time	t <sub>HOLD1</sub>		0			ns
Start pulse setup time	t <sub>SETUP2</sub>		4			ns
Start pulse hold time	t <sub>HOLD2</sub>		0			ns
Start pulse low period	t <sub>SPL</sub>		2			CLK
Start pulse rise time	t <sub>SPR1</sub>	O <sub>sel</sub> = H		100		CLK
Start pulse rise time	t <sub>SPR2</sub>	O <sub>sel</sub> = L		103		CLK
STB setup time	t <sub>SETUP3</sub>		1			CLK
Data invalid period	t <sub>INV</sub>			1		CLK
Final data timing	t <sub>LDT</sub>				1	CLK
CLK-STB time	t <sub>CLK-STB</sub>	CLK ↑ → STB ↑ or ↓	7			ns
STB-CLK time	t <sub>STB-CLK</sub>	STB ↑ or ↓ → CLK ↑	7			ns

**Note** Input a pulse width of 2 clocks of more of the clock frequency used.

7. SWITCHING CHARACTERISTIC WAVEFORM (RL = H)

Unless otherwise specified, the input level is  $V_{IH} = 0.7 V_{DD1}$ ,  $V_{IL} = 0.3 V_{DD1}$ .



**8. RECOMMENDED MOUNTING CONDITIONS**

Mounting this product under the following conditions is recommended.

For the mounting methods and conditions other than those recommended, consult NEC.

Mounting Condition	Mounting Method	Condition
Thermocompression bonding	Soldering	Heating tool: 300 to 350°C, Heating time: 2 to 3 seconds, Pressure: 100 g (per product)
	ACF (sheet adhesive)	Preliminary adhesion: 70 to 100°C, Pressure: 3 to 8 kg/cm <sup>2</sup> , Time: 3 to 5 seconds Real adhesion: 165 to 185°C, Pressure: 25 to 45 kg/cm <sup>2</sup> Time: 30 to 40 seconds (when SUMIZAC1003 of Sumitomo Bakelite is used)

**Note** For the mounting conditions for ACF, consult the ACF manufacturer.  
Do not use two more mounting methods in combination.

**Reference**

NEC Semiconductor Device Reliability/Quality Control System (C10983E)  
Quality Grades to NEC's Semiconductor Devices (C11531E)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.