

V850E/MS1™ 32-BIT SINGLE-CHIP MICROCONTROLLERS

The μ PD703101A-33 and μ PD703102A-33 are members of the V850 Series™ of 32-bit single-chip microcontrollers designed for real-time control operations. These microcontrollers provide on-chip features, including a 32-bit CPU core, ROM, RAM, an interrupt controller, real-time pulse unit, serial interface, A/D converter, and DMA controller.

The μ PD703100A-33 and μ PD703100A-40 are ROM less versions of the μ PD703101A-33 and μ PD703102A-33.

The μ PD703100-33, μ PD703100-40, μ PD703101-33, and μ PD703102-33 are also available as products having a 5.0 V power supply for external pins.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V850E/MS1 User's Manual Hardware: U12688E
V850E/MS1, V850E/MS2™ User's Manual Architecture:U12197E

FEATURES

- Number of instructions: 81
- Minimum instruction execution time: 25 ns (@ 40 MHz operation) μ PD703100A-40
30 ns (@ 33 MHz operation) μ PD703100A-33, 703101A-33, 703102A-33
- General-purpose registers: 32 bits \times 32
- Instruction set optimized for control applications
- Internal memory ROM: None (μ PD703100A-33, 703100A-40), 96 KB (μ PD703101A-33), 128 KB (μ PD703102A-33)
RAM: 4 KB
- Advanced on-chip interrupt controller
- Real-time pulse unit suitable for control operations
- Powerful serial interface (on-chip dedicated baud rate generator)
- On-chip clock generator
- 10-bit resolution A/D converter: 8 channels
- DMA controller: 4 channels
- Power saving functions

APPLICATIONS

- Office automation equipment: Printers, facsimile machines, PPCs, etc.
- Multimedia equipment: Digital still cameras, video printers, etc.
- Consumer equipment: Single-lens reflex cameras, etc.
- Industrial equipment: Motor controllers, NC machine tools, etc.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ORDERING INFORMATION


Part Number	Package	Maximum Operating Frequency	Internal ROM
μ PD703100AF1-33-FA1	157-pin plastic FBGA (14 × 14)	33 MHz	None
μ PD703100AGJ-33-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	33 MHz	None
μ PD703100AGJ-40- UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	40 MHz	None
μ PD703101AF1-33-xxx-FA1	157-pin plastic FBGA (14 × 14)	33 MHz	96 KB
μ PD703101AGJ-33-xxx- UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	33 MHz	96 KB
μ PD703102AF1-33-xxx-FA1	157-pin plastic FBGA (14 × 14)	33 MHz	128 KB
μ PD703102AGJ-33-xxx- UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	33 MHz	128 KB

Remark xxx indicates ROM code suffix.

PIN CONFIGURATION (TOP VIEW)

157-pin plastic FGBA (14 × 14)

- μPD703100AF1-33-FA1
- μPD703101AF1-33-xxx-FA1
- μPD703102AF1-33-xxx-FA1



(1/2)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
A1	—	B1	INTP103/DMARQ3/P07	C1	INTP101/DMARQ1/P05
A2	D0/P40	B2	D1/P41	C2	INTP102/DMARQ2/P06
A3	D2/P42	B3	D3/P43	C3	V _{SS}
A4	D4/P44	B4	D5/P45	C4	V _{SS}
A5	D6/P46	B5	D7/P47	C5	HV _{DD}
A6	D8/P50	B6	D9/P51	C6	V _{SS}
A7	D10/P52	B7	D11/P53	C7	D12/P54
A8	D13/P55	B8	D14/P56	C8	D15/P57
A9	A0/PA0	B9	A1/PA1	C9	HV _{DD}
A10	A2/PA2	B10	A3/PA3	C10	A4/PA4
A11	A5/PA5	B11	A6/PA6	C11	A7/PA7
A12	A8/PB0	B12	A9/PB1	C12	V _{SS}
A13	A10/PB2	B13	A11/PB3	C13	A12/PB4
A14	A13/PB5	B14	A14/PB6	C14	A18/P62
A15	A15/PB7	B15	A17/P61	C15	A19/P63
A16	—	B16	A16/P60	C16	—


(2/2)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
D1	T110/P03	K1	T112/P103	P14	RESET
D2	INTP100/DMARQ0/P04	K2	INTP120/TC0/P104	P15	INTP151/P125
D3	HV _{DD}	K3	INTP121/TC1/P105	P16	INTP150/P124
D4	—	K14	HLDAK/P96	R1	AV _{SS}
D14	V _{SS}	K15	OE/P95	R2	ANI0/P70
D15	A21/P65	K16	BCYST/P94	R3	P21
D16	A20/P64	L1	TO120/P100	R4	SCK0/P24
E1	TO101/P01	L2	TO121/P101	R5	SCK1/P27
E2	TCLR10/P02	L3	TCLR12/P102	R6	INTP132/SI2/P36
E3	V _{SS}	L14	V _{SS}	R7	T113/P33
E14	HV _{DD}	L15	REFRQ/PX5	R8	TO130/P30
E15	A23/P67	L16	HLDRQ/P97	R9	INTP141/SO3/P115
E16	A22/P66	M1	ANI5/P75	R10	TCLR14/P112
F1	INTP113/DMAAK3/P17	M2	ANI6/P76	R11	TO140/P110
F2	TO100/P00	M3	ANI7/P77	R12	MODE0
F3	V _{DD}	M14	TO150/P120	R13	MODE1
F14	CS2/RAS2/P82	M15	WAIT/PX6	R14	MODE2
F15	CS1/RAS1/P81	M16	CLKOUT/PX7	R15	INTP153/ADTRG/P127
F16	CS0/RAS0/P80	N1	ANI2/P72	R16	INTP152/P126
G1	INTP110/DMAAK0/P14	N2	ANI3/P73	T1	—
G2	INTP111/DMAAK1/P15	N3	ANI4/P74	T2	AV _{REF}
G3	INTP112/DMAAK2/P16	N14	T115/P123	T3	NMI/P20
G14	CS5/RAS5/IORD/P85	N15	TCLR15/P122	T4	RXD0/SI0/P23
G15	CS4/RAS4/IOWR/P84	N16	TO151/P121	T5	RXD1/SI1/P26
G16	CS3/RAS3/P83	P1	AV _{DD}	T6	INTP131/SO2/P35
H1	TO111/P11	P2	ANI1/P71	T7	TCLR13/P32
H2	TCLR11/P12	P3	TXD0/SO0/P22	T8	INTP143/SCK3/P117
H3	T111/P13	P4	TXD1/SO1/P25	T9	INTP140/P114
H14	LCAS/LWR/P90	P5	V _{DD}	T10	CV _{DD}
H15	CS7/RAS7/P87	P6	INTP133/SCK2/P37	T11	X2
H16	CS6/RAS6/P86	P7	INTP130/P34	T12	X1
J1	INTP122/TC2/P106	P8	TO131/P31	T13	CV _{SS}
J2	INTP123/TC3/P107	P9	INTP142/SI3/P116	T14	MODE3
J3	TO110/P10	P10	T114/P113	T15	—
J14	WE/P93	P11	TO141/P111	T16	—
J15	RD/P92	P12	CKSEL	—	—
J16	UCAS/UWR/P91	P13	HV _{DD}	—	—

Remark Leave the pins numbered A1, A16, C16, D4, T1, T15, and T16 open.

144-pin plastic LQFP (fine pitch) (20 × 20)


- μPD703100AGJ-33-UEN
- μPD703100AGJ-40-UEN
- μPD703101AGJ-33-xxx-UEN
- μPD703102AGJ-33-xxx-UEN



PIN IDENTIFICATION

A0 to A23:	Address bus	P50 to P57:	Port 5
ADTRG:	A/D trigger input	P60 to P67:	Port 6
ANI0 to ANI7:	Analog input	P70 to P77:	Port 7
AV _{DD} :	Analog power supply	P80 to P87:	Port 8
AV _{REF} :	Analog reference voltage	P90 to P97:	Port 9
AV _{SS} :	Analog ground	P100 to P107:	Port 10
$\overline{\text{BCYST}}$:	Bus cycle start timing	P110 to P117:	Port 11
CKSEL:	Clock generator operating mode select	P120 to P127:	Port 12
CLKOUT:	Clock output	PA0 to PA7:	Port A
$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$:	Chip select	PB0 to PB7:	Port B
CV _{DD} :	Clock generator power supply	PX5 to PX7:	Port X
CV _{SS} :	Clock generator ground	$\overline{\text{RAS0}}$ to $\overline{\text{RAS7}}$:	Row address strobe
D0 to D15:	Data bus	$\overline{\text{RD}}$:	Read strobe
$\overline{\text{DMAAK0}}$ to $\overline{\text{DMAAK3}}$:	DMA acknowledge	$\overline{\text{REFRQ}}$:	Refresh request
$\overline{\text{DMARQ0}}$ to $\overline{\text{DMARQ3}}$:	DMA request	$\overline{\text{RESET}}$:	Reset
$\overline{\text{HLDK}}$:	Hold acknowledge	RXD0, RXD1:	Receive data
$\overline{\text{HLDRQ}}$:	Hold request	$\overline{\text{SCK0}}$ to $\overline{\text{SCK3}}$:	Serial clock
HV _{DD} :	Power supply for external pins	SI0 to SI3:	Serial input
INTP100 to INTP103, INTP110 to INTP113, INTP120 to INTP123, INTP130 to INTP133, INTP140 to INTP143, INTP150 to INTP153:	Interrupt request from peripherals	SO0 to SO3:	Serial output
$\overline{\text{IORD}}$:	I/O read strobe	$\overline{\text{TC0}}$ to $\overline{\text{TC3}}$:	Terminal count signal
$\overline{\text{IOWR}}$:	I/O write strobe	TCLR10 to TCLR15:	Timer clear
$\overline{\text{LCAS}}$:	Lower column address strobe	TI10 to TI15:	Timer input
$\overline{\text{LWR}}$:	Lower write strobe	TO100, TO101, TO110, TO111, TO120, TO121, TO130, TO131, TO140, TO141, TO150, TO151:	Timer output
MODE0 to MODE3:	Mode	TXD0, TXD1:	Transmit data
NMI:	Non-maskable interrupt request	$\overline{\text{UCAS}}$:	Upper column address strobe
$\overline{\text{OE}}$:	Output enable	$\overline{\text{UWR}}$:	Upper write strobe
P00 to P07:	Port 0	V _{DD} :	Power supply for internal unit
P10 to P17:	Port 1	V _{SS} :	Ground
P20 to P27:	Port 2	$\overline{\text{WAIT}}$:	Wait
P30 to P37:	Port 3	$\overline{\text{WE}}$:	Write enable
P40 to P47:	Port 4	X1, X2:	Crystal

INTERNAL BLOCK DIAGRAM



Note μPD703100A-33, 703100A-40: None
 μPD703101A-33: 96 KB (mask ROM)
 μPD703102A-33: 128 KB (mask ROM)

CONTENTS

1. DIFFERENCES AMONG PRODUCTS	9
2. PIN FUNCTIONS	10
2.1 Port Pins	10
2.2 Non-Port Pins	13
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	17
3. ELECTRICAL SPECIFICATIONS	20
4. PACKAGE DRAWINGS	76
5. RECOMMENDED SOLDERING CONDITIONS	78
* APPENDIX NOTES ON DESIGNING TARGET SYSTEM	79

1. DIFFERENCES AMONG PRODUCTS

Part Number / Item	μPD703100				μPD703101		μPD703102		μPD70F3102	
	-33	-40	A-33	A-40	-33	A-33	-33	A-33	-33	A-33
Internal ROM	None				96 KB (mask ROM)		128 KB (mask ROM)		128 KB (flash memory)	
Maximum operating frequency	33 MHz	40 MHz	33 MHz	40 MHz	33 MHz					
HV _{DD}	4.5 to 5.5 V		3.0 to 3.6 V		4.5 to 5.5 V	3.0 to 3.6 V	4.5 to 5.5 V	3.0 to 3.6 V	4.5 to 5.5 V	3.0 to 3.6 V
Operation mode										
Single-chip mode 0, 1	None				Provided					
Flash memory programming mode	None								Provided	
Flash memory programming pin	None								Provided (V _{PP})	
Electrical specifications	Current consumption differs (refer to the data sheet of each product).									
Package	144LQFP		144LQFP 157FBGA	144LQFP	144LQFP	144LQFP 157FBGA	144LQFP	144LQFP 157FBGA	144LQFP	144LQFP 157FBGA
Others	Noise tolerance and noise radiation will differ due to the differences in circuit scale and mask layout.									

Remark 144LQFP: 144-pin plastic LQFP (fine pitch) (20 × 20)
 157FBGA: 157-pin plastic FBGA (14 × 14)

2. PIN FUNCTIONS

2.1 Port Pins

(1/3)

Pin Name	I/O	Function	Alternate Function
P00	I/O	Port 0 8-bit I/O port Input/output can be specified in 1-bit units	TO100
P01			TO101
P02			TCLR10
P03			TI10
P04			INTP100/DMARQ0
P05			INTP101/DMARQ1
P06			INTP102/DMARQ2
P07			INTP103/DMARQ3
P10	I/O	Port 1 8-bit I/O port Input/output can be specified in 1-bit units	TO110
P11			TO111
P12			TCLR11
P13			TI11
P14			INTP110/DMAAK0
P15			INTP111/DMAAK1
P16			INTP112/DMAAK2
P17			INTP113/DMAAK3
P20	Input	Port 2 P20 is an input only port. When a valid edge is input, this pin operates as an NMI input. Also, bit 0 of the P2 register indicates the NMI input status. P21 to P27 are a 7-bit I/O port. Input/output can be specified in 1-bit units	NMI
P21	I/O		-
P22			TXD0/SO0
P23			RXD0/SI0
P24			SCK0
P25			TXD1/SO1
P26			RXD1/SI1
P27			SCK1
P30	I/O	Port 3 8-bit I/O port. Input/output can be specified in 1-bit units	TO130
P31			TO131
P32			TCLR13
P33			TI13
P34			INTP130
P35			INTP131/SO2
P36			INTP132/SI2
P37			INTP133/SCK2
P40 to P47	I/O	Port 4 8-bit I/O port Input/output can be specified in 1-bit units	D0 to D7

Pin Name	I/O	Function	Alternate Function
P50 to P57	I/O	Port 5 8-bit I/O port Input/output can be specified in 1-bit units	D8 to D15
P60 to P67	I/O	Port 6 8-bit I/O port Input/output can be specified in 1-bit units	A16 to A23
P70 to P77	Input	Port 7 8-bit input-only port	ANI0 to ANI7
P80	I/O	Port 8 8-bit I/O port Input/output can be specified in 1-bit units	$\overline{CS0}/\overline{RAS0}$
P81			$\overline{CS1}/\overline{RAS1}$
P82			$\overline{CS2}/\overline{RAS2}$
P83			$\overline{CS3}/\overline{RAS3}$
P84			$\overline{CS4}/\overline{RAS4}/\overline{IOWR}$
P85			$\overline{CS5}/\overline{RAS5}/\overline{IORD}$
P86			$\overline{CS6}/\overline{RAS6}$
P87			$\overline{CS7}/\overline{RAS7}$
P90	I/O	Port 9 8-bit I/O port Input/output can be specified in 1-bit units	$\overline{LCAS}/\overline{LWR}$
P91			$\overline{UCAS}/\overline{UWR}$
P92			\overline{RD}
P93			\overline{WE}
P94			\overline{BCYST}
P95			\overline{OE}
P96			\overline{HLDAK}
P97			\overline{HLDRQ}
P100	I/O	Port 10 8-bit I/O port Input/output can be specified in 1-bit units	TO120
P101			TO121
P102			TCLR12
P103			TI12
P104			$\overline{INTP120}/\overline{TC0}$
P105			$\overline{INTP121}/\overline{TC1}$
P106			$\overline{INTP122}/\overline{TC2}$
P107			$\overline{INTP123}/\overline{TC3}$
P110	I/O	Port 11 8-bit I/O port Input/output can be specified in 1-bit units	TO140
P111			TO141
P112			TCLR14
P113			TI14
P114			$\overline{INTP140}$
P115			$\overline{INTP141}/\overline{SO3}$
P116			$\overline{INTP142}/\overline{SI3}$
P117			$\overline{INTP143}/\overline{SCK3}$

(3/3)

Pin Name	I/O	Function	Alternate Function
P120	I/O	Port 12 8-bit I/O port Input/output can be specified in 1-bit units	TO150
P121			TO151
P122			TCLR15
P123			TI15
P124			INTP150
P125			INTP151
P126			INTP152
P127			INTP153/ADTRG
PA0	I/O	Port A 8-bit I/O port Input/output can be specified in 1-bit units	A0
PA1			A1
PA2			A2
PA3			A3
PA4			A4
PA5			A5
PA6			A6
PA7			A7
PB0	I/O	Port B 8-bit I/O port Input/output can be specified in 1-bit units	A8
PB1			A9
PB2			A10
PB3			A11
PB4			A12
PB5			A13
PB6			A14
PB7			A15
PX5	I/O	Port X 3-bit I/O port Input/output can be specified in 1-bit units	$\overline{\text{REFRQ}}$
PX6			$\overline{\text{WAIT}}$
PX7			CLKOUT

2.2 Non-Port Pins

(1/4)

Pin Name	I/O	Function	Alternate Function
TO100	Output	Pulse signal output for timers 10 to 15	P00
TO101			P01
TO110			P10
TO111			P11
TO120			P100
TO121			P101
TO130			P30
TO131			P31
TO140			P110
TO141			P111
TO150			P120
TO151			P121
TCLR10			Input
TCLR11	P12		
TCLR12	P102		
TCLR13	P32		
TCLR14	P112		
TCLR15	P122		
TI10	Input	External count clock input for timers 10 to 15	P03
TI11			P13
TI12			P103
TI13			P33
TI14			P113
TI15			P123
INTP100	Input	External maskable interrupt request input, also used as external capture trigger input for timer 10	P04/ $\overline{\text{DMARQ0}}$
INTP101			P05/ $\overline{\text{DMARQ1}}$
INTP102			P06/ $\overline{\text{DMARQ2}}$
INTP103			P07/ $\overline{\text{DMARQ3}}$
INTP110	Input	External maskable interrupt request input, also used as external capture trigger input for timer 11	P14/ $\overline{\text{DMAAK0}}$
INTP111			P15/ $\overline{\text{DMAAK1}}$
INTP112			P16/ $\overline{\text{DMAAK2}}$
INTP113			P17/ $\overline{\text{DMAAK3}}$
INTP120	Input	External maskable interrupt request input, also used as external capture trigger input for timer 12	P104/ $\overline{\text{TC0}}$
INTP121			P105/ $\overline{\text{TC1}}$
INTP122			P106/ $\overline{\text{TC2}}$
INTP123			P107/ $\overline{\text{TC3}}$

(2/4)

Pin Name	I/O	Function	Alternate Function
INTP130	Input	External maskable interrupt request input, also used as external capture trigger input for timer 13	P34
INTP131			P35/SO2
INTP132			P36/SI2
INTP133			P37/SCK2
INTP140	Input	External maskable interrupt request input, also used as external capture trigger input for timer 14	P114
INTP141			P115/SO3
INTP142			P116/SI3
INTP143			P117/SCK3
INTP150	Input	External maskable interrupt request input, also used as external capture trigger input for timer 15	P124
INTP151			P125
INTP152			P126
INTP153			P127/ADTRG
SO0	Output	Serial transmit data output (3-wire) for CSI0 to CSI3	P22/TXD0
SO1			P25/TXD1
SO2			P35/INTP131
SO3			P115/INTP141
SI0	Input	Serial receive data input (3-wire) for CSI0 to CSI3	P23/RXD0
SI1			P26/RXD1
SI2			P36/INTP132
SI3			P116/INTP142
SCK0	I/O	Serial clock I/O (3-wire) for CSI0 to CSI3	P24
SCK1			P27
SCK2			P37/INTP133
SCK3			P117/INTP143
TXD0	Output	Serial transmit data output for UART0 and UART1	P22/SO0
TXD1			P25/SO1
RXD0	Input	Serial receive data input for UART0 and UART1	P23/SI0
RXD1			P26/SI1
D0 to D7	I/O	16-bit data bus for external memory	P40 to P47
D8 to D15			P50 to P57
A0 to A7	Output	24-bit address bus for external memory	PA0 to PA7
A8 to A15			PB0 to PB7
A16 to A23			P60 to P67
LWR	Output	Lower byte write-enable signal output for external data bus	P90/LCAS
UWR	Output	Higher byte write-enable signal output for external data bus	P91/UCAS
RD	Output	Read strobe signal output for external data bus	P92
WE	Output	Write enable signal output for DRAM	P93
OE	Output	Output enable signal output for DRAM	P95

Pin Name	I/O	Function	Alternate Function
$\overline{\text{LCAS}}$	Output	Column address strobe signal output for DRAM's lower data	P90/ $\overline{\text{LWR}}$
$\overline{\text{UCAS}}$	Output	Column address strobe signal output for DRAM's higher data	P91/ $\overline{\text{UWR}}$
$\overline{\text{RAS0}}$ to $\overline{\text{RAS3}}$	Output	Low address strobe signal output for DRAM	P80/ $\overline{\text{CS0}}$ to P83/ $\overline{\text{CS3}}$
$\overline{\text{RAS4}}$			P84/ $\overline{\text{CS4}}$ / $\overline{\text{IOWR}}$
$\overline{\text{RAS5}}$			P85/ $\overline{\text{CS5}}$ / $\overline{\text{IORD}}$
$\overline{\text{RAS6}}$			P86/ $\overline{\text{CS6}}$
$\overline{\text{RAS7}}$			P87/ $\overline{\text{CS7}}$
$\overline{\text{BCYST}}$			Output
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$	Output	Chip select signal output	P80/ $\overline{\text{RAS0}}$ to P83/ $\overline{\text{RAS3}}$
$\overline{\text{CS4}}$			P84/ $\overline{\text{RAS4}}$ / $\overline{\text{IOWR}}$
$\overline{\text{CS5}}$			P85/ $\overline{\text{RAS5}}$ / $\overline{\text{IORD}}$
$\overline{\text{CS6}}$			P86/ $\overline{\text{RAS6}}$
$\overline{\text{CS7}}$			P87/ $\overline{\text{RAS7}}$
$\overline{\text{WAIT}}$			Input
$\overline{\text{REFRQ}}$	Output	Refresh request signal output for DRAM	PX5
$\overline{\text{IOWR}}$	Output	DMA write strobe signal output	P84/ $\overline{\text{RAS4}}$ / $\overline{\text{CS4}}$
$\overline{\text{IORD}}$	Output	DMA read strobe signal output	P85/ $\overline{\text{RAS5}}$ / $\overline{\text{CS5}}$
$\overline{\text{DMARQ0}}$ to $\overline{\text{DMARQ3}}$	Input	DMA request signal input	P04/ $\overline{\text{INTP100}}$ to P07/ $\overline{\text{INTP103}}$
$\overline{\text{DMAAK0}}$ to $\overline{\text{DMAAK3}}$	Output	DMA acknowledge signal output	P14/ $\overline{\text{INTP110}}$ to P17/ $\overline{\text{INTP113}}$
$\overline{\text{TC0}}$ to $\overline{\text{TC3}}$	Output	DMA end (terminal count) signal output	P104/ $\overline{\text{INTP120}}$ to P107/ $\overline{\text{INTP123}}$
$\overline{\text{HLDAK}}$	Output	Bus hold acknowledge output	P96
$\overline{\text{HLDRQ}}$	Input	Bus hold request input	P97
ANI0 to ANI7	Input	Analog input to A/D converter	P70 to P77
NMI	Input	Non-maskable interrupt request input	P20
CLKOUT	Output	System clock output	PX7
CKSEL	Input	Input for specifying clock generator's operation mode	—
MODE0 to MODE3	Input	Specify operation modes	—
$\overline{\text{RESET}}$	Input	System reset input	—
X1	Input	Oscillator connection for system clock. Input is via X1 when using an external clock.	—
X2	—		—
ADTRG	Input	A/D converter external trigger input	P127/ $\overline{\text{INTP153}}$
AV_{REF}	Input	Reference voltage input for A/D converter	—
AV_{DD}	—	Positive power supply for A/D converter	—
AV_{SS}	—	Ground potential for A/D converter	—

(4/4)

Pin Name	I/O	Function	Alternate Function
CV _{DD}	—	Positive power supply for dedicated clock generator	—
CV _{SS}	—	Ground potential for dedicated clock generator	—
V _{DD}	—	Positive power supply (power supply for internal units)	—
HV _{DD}	—	Positive power supply (power supply for external pins)	—
V _{SS}	—	Ground potential	—

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-1 shows the I/O circuit type of each pin and recommended connection of unused pins. Figure 2-1 shows the various circuit types using partially abridged diagrams.

When connecting to V_{DD} or V_{SS} via a resistor, a resistance value in the range of 1 to 10 kΩ is recommended.


Table 2-1. I/O Circuit Type of Each Pin and Recommended Connection of Unused Pins (1/2)

Pin	I/O Circuit Type	Recommended Connection of Unused Pins
P00/TO100, P01/TO101	5	Input: Independently connect to HV _{DD} or V _{SS} via a resistor Output: Leave open
P02/TCLR10, P03/TI10	5-K	
P04/INTP100/ $\overline{\text{DMARQ0}}$ to P07/INTP103/ $\overline{\text{DMARQ3}}$		
P10/TO110, P11/TO111	5	
P12/TCLR11, P13/TI11	5-K	
P14/INTP110/ $\overline{\text{DMAAK0}}$ to P17/INTP113/ $\overline{\text{DMAAK3}}$		
P20/NMI	2	Connect directly to V _{SS}
P21	5	Input: Independently connect to HV _{DD} or V _{SS} via a resistor Output: Leave open
P22/TXD0/SO0		
P23/RXD0/SI0	5-K	
P24/SCK0		
P25/TXD1/SO1	5	
P26/RXD1/SI1	5-K	
P27/SCK1		
P30/TO130, P31/TO131	5	
P32/TCLR13, P33/TI13	5-K	
P34/INTP130		
P35/INTP131/SO2		
P36/INTP132/SI2		
P37/INTP133/SCK2		
P40/D0 to P47/D7	5	
P50/D8 to P57/D15		
P60/A16 to P67/A23		
P70/ANI0 to P77/ANI7	9	Connect directly to V _{SS}
P80/ $\overline{\text{CS0}}$ / $\overline{\text{RAS0}}$ to P83/ $\overline{\text{CS3}}$ / $\overline{\text{RAS3}}$	5	Input: Independently connect to HV _{DD} or V _{SS} via a resistor Output: Leave open
P84/ $\overline{\text{CS4}}$ / $\overline{\text{RAS4}}$ / $\overline{\text{IOWR}}$, P85/ $\overline{\text{CS5}}$ / $\overline{\text{RAS5}}$ / $\overline{\text{IORD}}$		
P86/ $\overline{\text{CS6}}$ / $\overline{\text{RAS6}}$, P87/ $\overline{\text{CS7}}$ / $\overline{\text{RAS7}}$		
P90/LCAS/ $\overline{\text{LWR}}$		
P91/UCAS/ $\overline{\text{UWR}}$		

Table 2-1. I/O Circuit Type of Each Pin and Recommended Connection of Unused Pins (2/2)

Pin	I/O Circuit Type	Recommended Connection of Unused Pins	
P92/RD	5	Input: Independently connect to HV _{DD} or V _{SS} via a resistor Output: Leave open	
P93/WE			
P94/BCYST			
P95/OE			
P96/HLDAK			
P97/HLDRQ			
P100/TO120, P101/TO121			
P102/TCLR12, P103/TI12	5-K		
P104/INTP120/TC0 to P107/INTP123/TC3	5		
P110/TO140, P111/TOI41			
P112/TCLR14, P113/TI14	5-K		
P114/INTP140	5		
P115/INTP141/SO3			
P116/INTP142/SI3			
P117/INTP143/SCK3			
P120/TO150, P121/TO151	5		
P122/TCLR15, P123/TI15	5-K		
P124/INTP150 to P126/INTP152			
P127/INTP153/ADTRG			
PA0/A0 to PA7/A7	5		
PB0/A8 to PB7/A15			
PX5/REFRQ			
PX6/WAIT			
PX7/CLKOUT			
CKSEL	1	—	
RESET	2	—	
MODE0 to MODE2		Connect to V _{SS} via a resistor (R _{VPP})	
MODE3			
AV _{REF} , AV _{SS}	—	Connect directly to V _{SS}	
AV _{DD}	—	Connect directly to HV _{DD}	

Figure 2-1. Pin I/O Circuits



Caution Replace V_{DD} with HV_{DD} when referencing the circuit diagrams shown above.

3. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Conditions	Rating	Unit	
Power supply voltage	V _{DD}	V _{DD} pin	-0.5 to +4.6	V	
	HV _{DD}	HV _{DD} pin, HV _{DD} ≥ V _{DD}	-0.5 to +4.6	V	
	CV _{DD}	CV _{DD} pin	-0.5 to +4.6	V	
	CV _{SS}	CV _{SS} pin	-0.5 to +0.5	V	
	AV _{DD}	AV _{DD} pin	-0.5 to HV _{DD} + 0.5 ^{Note}	V	
	AV _{SS}	AV _{SS} pin	-0.5 to +0.5	V	
Input voltage	V _I	X1 pin, except MODE3 pin	-0.5 to HV _{DD} + 0.5 ^{Note}	V	
		MODE3 pin	-0.5 to V _{DD} + 0.5 ^{Note}	V	
Clock input voltage	V _K	X1, V _{DD} = 3.0 to 3.6 V	-0.5 to V _{DD} + 1.0 ^{Note}	V	
Output current, low	I _{OL}	1 pin	4.0	mA	
		Total of all pins	100	mA	
Output current, high	I _{OH}	1 pin	-4.0	mA	
		Total of all pins	-100	mA	
Output voltage	V _O	HV _{DD} = 3.0 V to 3.6 V	-0.5 to HV _{DD} + 0.5 ^{Note}	V	
Analog input voltage	V _{IAN}	P70/ANI0 to P77/ANI7 pins	AV _{DD} > HV _{DD}	-0.5 to HV _{DD} + 0.5 ^{Note}	V
			HV _{DD} ≥ AV _{DD}	-0.5 to AV _{DD} + 0.5 ^{Note}	V
A/D converter reference input voltage	AV _{REF}	AV _{DD} > HV _{DD}	-0.5 to HV _{DD} + 0.5 ^{Note}	V	
		HV _{DD} ≥ AV _{DD}	-0.5 to AV _{DD} + 0.5 ^{Note}	V	
Operating ambient temperature	T _A	μPD703100A-40	-40 to +70	°C	
		μPD703100A-33, 703101A-33, 703102A-33	-40 to +85	°C	
Storage temperature	T _{stg}		-65 to +150	°C	

★ **Note** The product must be used under conditions that ensure the absolute maximum ratings (max. values) of each supply voltage are not exceeded.

- Cautions**
1. Do not directly connect the output (or I/O) pins to each other, or to V_{DD}, V_{CC}, and GND. Open-drain or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

Capacitance (T_A = 25°C, V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = V_{SS} = CV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _i	f _c = 1 MHz Unmeasured pins returned to 0 V.			15	pF
Input/output capacitance	C _{io}				15	pF
Output capacitance	C _o				15	pF

Operating Conditions


Operation Mode	Internal Operating Clock Frequency (ϕ)		Operating Ambient Temperature (T _A)	Power Supply Voltage (V _{DD} , HV _{DD})
Direct mode	μPD703100A-40	2 to 40 MHz	-40 to +70°C	3.0 to 3.6 V
	μPD703100A-33, 703101A-33, 703102A-33	2 to 33 MHz	-40 to +85°C	
PLL mode ^{Note 1}	μPD703100A-40	20 to 40 MHz ^{Note 2}	-40 to +70°C	
	μPD703100A-33, 703101A-33, 703102A-33	20 to 33 MHz ^{Note 3}	-40 to +85°C	

- Notes**
1. The internal operating clock frequency in the PLL mode is the value when operating at ×5 multiplication. Operation is also possible at a frequency of 20 MHz or lower when used at 1 or 1/2 multiplication by setting the CKDIV_n bit (n = 0, 1) of the CKC register.
 2. The input clock frequency used in PLL mode should be 4.0 to 8.0 MHz.
 3. The input clock frequency used in PLL mode should be used by 4.0 to 6.6 MHz.

Recommended Oscillators

- (a) Ceramic resonator (T_A = -40 to +70°C ... μPD703100A-40,
T_A = -40 to +85°C ... μPD703100A-33, 703101A-33, 703102A-33)


(i) Murata Mfg. Co., Ltd.



Type	Product Name	Oscillation Frequency f _{xx} (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) T _{OST} (ms)
			C1 (pF)	C2 (pF)	R _d (kΩ)	MIN. (V)	MAX. (V)	
Surface mount	CSAC4.00MGC040	4.0	100	100	0	3.0	3.6	0.5
	CSTCC4.00MG0H6	4.0	On-chip	On-chip	0	3.0	3.6	0.3
	CSAC5.00MGC040	5.0	100	100	0	3.0	3.6	0.4
	CSTCC5.00MG0H6	5.0	On-chip	On-chip	0	3.0	3.6	0.2
	CSAC6.60MT	6.6	30	30	0	3.0	3.6	0.2
	CSTCC6.60MG0H6	6.6	On-chip	On-chip	0	3.0	3.6	0.1
	CSAC8.00MT	8.0	30	30	0	3.0	3.6	0.2
	CSTCC8.00MG0H6	8.0	On-chip	On-chip	0	3.0	3.6	0.3
Lead	CSA4.00MG040	4.0	100	100	0	3.0	3.6	0.5
	CST4.00MGW040	4.0	On-chip	On-chip	0	3.0	3.6	0.5
	CSA5.00MG040	5.0	100	100	0	3.0	3.6	0.5
	CST5.00MGW040	5.0	On-chip	On-chip	0	3.0	3.6	0.5
	CSA6.60MTZ	6.6	30	30	0	3.0	3.6	0.1
	CST6.60MTW	6.6	On-chip	On-chip	0	3.0	3.6	0.1
	CSA8.00MTZ	8.0	30	30	0	3.0	3.6	0.1
	CST8.00MTW	8.0	On-chip	On-chip	0	3.0	3.6	0.1

- Cautions**
1. Connect the oscillator as close to the X1 and X2 pins as possible.
 2. Do not wire any other signal lines in the area indicated by the broken lines.
 3. Thoroughly evaluate the matching between the μPD703100A-33, 703100A-40, 703101-A33, 703102A-33 and the resonators.


(ii) TDK Corporation ($T_A = -40$ to $+85^\circ\text{C}$)



Type	Product Name	Oscillation Frequency f_{xx} (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.)
			C1 (pF)	C2 (pF)	R_d (k Ω)	MIN. (V)	MAX. (V)	T_{OST} (ms)
TDK	CCR4.0MC3	4.0	On-chip	On-chip	0	3.0	3.6	0.17
	CCR5.0MC3	5.0	On-chip	On-chip	0	3.0	3.6	0.15
	CCR8.0MC5	8.0	On-chip	On-chip	0	3.0	3.6	0.11

- Cautions**
1. Connect the oscillator as close to the X1 and X2 pins as possible.
 2. Do not wire any other signal lines in the area indicated by the broken lines.
 3. Thoroughly evaluate the matching between the μ PD703100A-33, 703100A-40, 703101A-33, 703102A-33 and the resonators.


(iii) Kyocera Corporation ($T_A = -20$ to $+80^\circ\text{C}$)



Type	Product Name	Oscillation Frequency f_{xx} (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.)
			C1 (pF)	C2 (pF)	R_d (k Ω)	MIN. (V)	MAX. (V)	T_{OST} (ms)
Kyocera	PBRC5.00BR-A	5.0	On-chip	On-chip	0	3.0	3.6	0.06
	PBRC6.00BR-A	6.0	On-chip	On-chip	0	3.0	3.6	0.06
	PBRC6.60BR-A	6.6	On-chip	On-chip	0	3.0	3.6	0.06

- Cautions**
1. Connect the oscillator as close to the X1 and X2 pins as possible.
 2. Do not wire any other signal lines in the area indicated by the broken lines.
 3. Thoroughly evaluate the matching between the μ PD703100A-33, 703100A-40, 703101A-33, 703102A-33 and the resonators.

- (b) External clock input ($T_A = -40$ to $+70^\circ\text{C}$... μ PD703100A-40,
 $T_A = -40$ to $+85^\circ\text{C}$... μ PD703100A-33, 703101A-33, 703102A-33)



Cautions when turning on/off the power

The μ PD703100A-33, 703100A-40, 703101A-33, and 703102A-33 are configured with power supply pins for the internal unit (V_{DD}) and for an external pin (HV_{DD}).

The operation guaranteed range is $V_{DD} = HV_{DD} = 3.0$ to 3.6 V. The input and output state of ports may be undefined when the voltage exceeds this range.

DC Characteristics (T_A = -40 to +70°C ... μPD703100A-40,

T_A = -40 to +85°C ... μPD703100A-33, μPD703101A-33, μPD703102A-33,

V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = 3.0 to 3.6 V, V_{SS} = CV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V _{IH}	Except Note 1	0.65HV _{DD}		HV _{DD} + 0.3	V	
		Note 1	0.8HV _{DD}		HV _{DD} + 0.3	V	
Input voltage, low	V _{IL}	Except Note 1 and Note 2	-0.5		0.2HV _{DD}	V	
		Note 1	-0.5		0.15HV _{DD}	V	
Clock input voltage, high	V _{XH}	X1 pin	Direct mode	0.8V _{DD}		V _{DD} + 0.3	V
			PLL mode	0.8V _{DD}		V _{DD} + 0.3	V
Clock input voltage, low	V _{XL}	X1 pin	Direct mode	-0.3		0.15V _{DD}	V
			PLL mode	-0.3		0.15V _{DD}	V
Schmitt-triggered input threshold voltage	HV _T ⁺	Note 1 , rising edge		2.0		V	
	HV _T ⁻	Note 1 , falling edge		1.0		V	
Schmitt-triggered input hysteresis width	HV _T ⁺ -HV _T ⁻	Note 1	0.3			V	
Output voltage, high	V _{OH}	I _{OH} = -1.0 mA	0.8HV _{DD}			V	
Output voltage, low	V _{OL}	I _{OL} = 2.5 mA			0.15HV _{DD}	V	
Input leakage current, high	I _{LIH}	V _I = HV _{DD} and except Note 2			10	μA	
Input leakage current, low	I _{LIL}	V _I = 0 V and except Note 2			-10	μA	
Output leakage current, high	I _{LOH}	V _O = HV _{DD}			10	μA	
Output leakage current, low	I _{LOL}	V _O = 0 V			-10	μA	

Notes 1. P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3, P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3, P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/SCK2, P104/INTP120/TC0 to P107/INTP123/TC3, P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/SCK3, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/SCK1, MODE0 to MODE2, RESET

2. When the P70/ANI0 to P77/ANI7 pins are used as analog input.

Remarks 1. TYP. values are reference values for when T_A = 25°C, V_{DD} = CV_{DD} = HV_{DD} = 3.3 V.

2. Direct mode: f_x = 2 to 40 MHz (μPD703100A-40)

f_x = 2 to 33 MHz (μPD703100A-33, 703101A-33, 703102A-33)

PLL mode: f_x = 20 to 40 MHz (μPD703100A-40)

f_x = 20 to 33 MHz (μPD703100A-33, 703101A-33, 703102A-33)

DC Characteristics ($T_A = -40$ to $+70^\circ\text{C}$... μ PD703100A-40,

$T_A = -40$ to $+85^\circ\text{C}$... μ PD703100A-33, μ PD703101A-33, μ PD703102A-33,

$V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = 3.0$ to 3.6 V, $V_{SS} = CV_{SS} = AV_{SS} = 0$ V)

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit
Power supply current ^{Note}	During normal operation	I_{DD1}			$2.5 \times f_x$	$4.0 \times f_x + 5.0$	mA
	HALT mode	I_{DD2}			$1.2 \times f_x$	$2.7 \times f_x$	mA
	IDLE mode	I_{DD3}			2.0	5.0	mA
	STOP mode	I_{DD4}	μ PD703100A-40			1.5	5.0
μ PD703100A-33, 703101A-33, 703102A-33					5.0	150	μ A

★ **Note** $V_{DD} + HV_{DD} + CV_{DD}$

Remarks 1. TYP. values are reference values for when $T_A = 25^\circ\text{C}$, $V_{DD} = CV_{DD} = HV_{DD} = 3.3$ V.

2. Direct mode: $f_x = 2$ to 40 MHz (μ PD703100A-40)

$f_x = 2$ to 33 MHz (μ PD703100A-33, 703101A-33, 703102A-33)

PLL mode: $f_x = 20$ to 40 MHz (μ PD703100A-40)

$f_x = 20$ to 33 MHz (μ PD703100A-33, 703101A-33, 703102A-33)


★ 3. The f_x unit is MHz.

Data Retention Characteristics ($T_A = -40$ to $+70^\circ\text{C}$... μ PD703100A-40,
 $T_A = -40$ to $+85^\circ\text{C}$... μ PD703100A-33, μ PD703101A-33, μ PD703102A-33)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V_{DDDR}	STOP mode, $V_{DD} = V_{DDDR}$	1.5		3.6	V
Data retention current	I_{DDDR}	$V_{DD} = V_{DDDR}$	μ PD703100A-40		5.0	mA
			μ PD703100A-33, 703101A-33, 703102A-33		150	μ A
Power supply voltage rise time	t_{RVD}		200			μ s
Power supply voltage fall time	t_{FVD}		200			μ s
Power supply voltage hold time (from STOP mode setting)	t_{HVD}		0			ms
STOP mode release signal input time	t_{DREL}		0			ns
Data retention high-level input voltage	V_{IHDR}	Note	$0.8HV_{DDDR}$		V_{DDDR}	V
Data retention low-level input voltage	V_{ILDR}	Note	0		$0.2V_{DDDR}$	V

Note P04/INTP100/ $\overline{\text{DMARQ0}}$ to P07/INTP103/ $\overline{\text{DMARQ3}}$, P14/INTP110/ $\overline{\text{DMAAK0}}$ to P17/INTP113/ $\overline{\text{DMAAK3}}$, P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/ $\overline{\text{SCK2}}$, P104/INTP120/ $\overline{\text{TC0}}$ to P107/INTP123/ $\overline{\text{TC3}}$, P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/ $\overline{\text{SCK3}}$, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/ $\overline{\text{SCK0}}$, P26/RXD1/SI1, P27/ $\overline{\text{SCK1}}$, MODE0 to MODE2, $\overline{\text{RESET}}$


Remark TYP. values are reference values for when $T_A = 25^\circ\text{C}$.




AC Characteristics ($T_A = -40$ to $+70^\circ\text{C}$... μ PD703100A-40,
 $T_A = -40$ to $+85^\circ\text{C}$... μ PD703100A-33, μ PD703101A-33, μ PD703102A-33,
 $V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = 3.0$ to 3.6 V, $V_{SS} = CV_{SS} = AV_{SS} = 0$ V,
output pin load capacitance: $C_L = 50$ pF)

AC test input measurement points


- (a) P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3, P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3, P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/SCK2, P104/INTP120/TC0 to P107/INTP123/TC3, P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/SCK3, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/SCK1, MODE0 to MODE2, RESET




- (b) Pins other than those listed in (a) above



AC test output measurement points



Load condition




Caution In cases where the load capacitance is greater than 50 pF due to the circuit configuration, insert a buffer or other element to reduce the device's load capacitance to below 50 pF.

(1) Clock timing


Parameter	Symbol	Conditions	MIN.	MAX.	Unit	
X1 input cycle	<1>	Direct mode	μPD703100A-40	12.5	250	ns
			μPD703100A-33, 703101A-33, 703102A-33,	15	250	ns
		PLL mode	μPD703100A-40	125	250	ns
			μPD703100A-33, 703101A-33, 703102-A33	150	250	ns
X1 input high-level width	<2>	t _{WXH}	Direct mode	5		ns
			PLL mode	50		ns
X1 input low-level width	<3>	t _{WXL}	Direct mode	5		ns
			PLL mode	50		ns
X1 input rise time	<4>	t _{XR}	Direct mode		4	ns
			PLL mode		10	ns
X1 input fall time	<5>	t _{XF}	Direct mode		4	ns
			PLL mode		10	ns
CLKOUT output cycle	<6>	t _{CYK}	μPD703100A-40	25	500	ns
			μPD703100A-33, 703101A-33, 703102A-33	30	500	ns
CLKOUT input high-level width	<7>	t _{WKH}		0.5T – 7	ns	
CLKOUT input low-level width	<8>	t _{WKL}		0.5T – 4	ns	
CLKOUT input rise time	<9>	t _{KR}		5	ns	
CLKOUT input fall time	<10>	t _{KF}		5	ns	

Remark T = t_{CYK}



(2) Output waveform (other than CLKOUT)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output rise time	<12>	t _{OR}			5	ns
Output fall time	<13>	t _{OF}			5	ns



(3) Reset timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
RESET high-level width	<14>	t _{WRSH}		500		ns
RESET low-level width	<15>	t _{WRSL}	When power supply is on, and STOP mode has been released	500 + T _{os}		ns
			Other than when power supply is on, and STOP mode has been released	500		ns

Remark T_{os}: Oscillation stabilization time




(4) SRAM, external ROM, external I/O access timing

(a) Access timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address, \overline{CSn} output delay time (from CLKOUT↓)	<16> t_{DKA}		2	10	ns
Address, \overline{CSn} output hold time (from CLKOUT↓)	<17> t_{HKA}		2	10	ns
\overline{RD} , \overline{IORD} ↓ delay time (from CLKOUT↑)	<18> t_{DKRDL}		2	14	ns
\overline{RD} , \overline{IORD} ↑ delay time (from CLKOUT↑)	<19> t_{HKRDH}		2	14	ns
\overline{UWR} , \overline{LWR} , \overline{IOWR} ↓ delay time (from CLKOUT↑)	<20> t_{DKWRL}		2	10	ns
\overline{UWR} , \overline{LWR} , \overline{IOWR} ↑ delay time (from CLKOUT↑)	<21> t_{HKWRH}		2	10	ns
\overline{BCYST} ↓ delay time (from CLKOUT↓)	<22> t_{DKBSL}		2	10	ns
\overline{BCYST} ↑ delay time (from CLKOUT↓)	<23> t_{HKBSH}		2	10	ns
\overline{WAIT} setup time (to CLKOUT↓)	<24> t_{SWK}		10		ns
\overline{WAIT} hold time (from CLKOUT↓)	<25> t_{HKW}		2		ns
Data input setup time (to CLKOUT↑)	<26> t_{SKID}		10		ns
Data input hold time (from CLKOUT↑)	<27> t_{HKID}		2		ns
Data output delay time (from CLKOUT↓)	<28> t_{DKOD}		2	10	ns
Data output hold time (from CLKOUT↓)	<29> t_{HKOD}		2	10	ns

- Remarks**
1. Maintain at least one of the data input hold times, either t_{HKID} or t_{HRDID} .
 2. $n = 0$ to 7

(a) Access timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. This is the timing when the number of waits due to the DWC1 and DWC2 registers is zero.
 2. The broken lines indicate high impedance.
 3. n = 0 to 7

(b) Read timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to address)	<30> t_{SAID}			$(1.5 + w_D + w) T - 20$	ns
Data input setup time (to \overline{RD})	<31> t_{SRDID}			$(1 + w_D + w) T - 24$	ns
\overline{RD} , \overline{IORD} low-level width	<32> t_{WRDL}		$(1 + w_D + w) T - 10$		ns
\overline{RD} , \overline{IORD} high-level width	<33> t_{WRDH}		$T - 10$		ns
Delay time from address, \overline{CS}_n to \overline{RD} , $\overline{IORD}\downarrow$	<34> t_{DARD}		$0.5T - 10$		ns
Delay time from \overline{RD} , $\overline{IORD}\uparrow$ to address	<35> t_{DRDA}		$(0.5 + i) T - 5$		ns
Data input hold time (from \overline{RD} , $\overline{IORD}\uparrow$)	<36> t_{HRDID}		0		ns
Delay time from \overline{RD} , $\overline{IORD}\uparrow$ to data output	<37> t_{DRDOD}		$(0.5 + i) T - 10$		ns
\overline{WAIT} setup time (to address)	<38> t_{SAW}	Note		$T - 20$	ns
\overline{WAIT} setup time (to $\overline{BCYST}\downarrow$)	<39> t_{SBSW}	Note		$T - 20$	ns
\overline{WAIT} hold time (to $\overline{BCYST}\uparrow$)	<40> t_{HBSW}	Note	0		ns

Note For the first \overline{WAIT} sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

Remarks 1. $T = t_{CYK}$

2. w : Number of waits due to \overline{WAIT}


3. w_D : Number of waits due to the DWC1 and DWC2 registers

4. i : Number of idle states that are inserted when a write cycle follows a read cycle

5. Maintain at least one of the data input hold times, either t_{HKID} or t_{HRDID} .

6. $n = 0$ to 7

(b) Read timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. This is the timing when the number of waits due to the DWC1 and DWC2 registers is zero.
 2. The broken lines indicate high impedance.
 3. $n = 0$ to 7


(c) Write timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to address)	<38> t_{SAW}	Note		$T - 20$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}\downarrow$)	<39> t_{SBSW}	Note		$T - 20$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}\uparrow$)	<40> t_{HBSW}	Note	0		ns
Delay time from address, $\overline{\text{CS}}_n$ to $\overline{\text{UWR}}$, $\overline{\text{LWR}}$, $\overline{\text{IOWR}}\downarrow$	<41> t_{DAWR}		$0.5T - 5$		ns
Address setup time (to $\overline{\text{UWR}}$, $\overline{\text{LWR}}$, $\overline{\text{IOWR}}\uparrow$)	<42> t_{SAWR}		$(1.5 + w_D + w) T - 10$		ns
Delay time from $\overline{\text{UWR}}$, $\overline{\text{LWR}}$, $\overline{\text{IOWR}}\uparrow$ to address	<43> t_{DWRA}		$0.5T - 5$		ns
$\overline{\text{UWR}}$, $\overline{\text{LWR}}$, $\overline{\text{IOWR}}$ high-level width	<44> t_{WWRH}		$T - 10$		ns
$\overline{\text{UWR}}$, $\overline{\text{LWR}}$, $\overline{\text{IOWR}}$ low-level width	<45> t_{WURL}		$(1 + w_D + w) T - 10$		ns
Data output setup time (to $\overline{\text{UWR}}$, $\overline{\text{LWR}}$, $\overline{\text{IOWR}}\uparrow$)	<46> t_{SODWR}		$(1.5 + w_D + w) T - 10$		ns
Data output hold time (from $\overline{\text{UWR}}$, $\overline{\text{LWR}}$, $\overline{\text{IOWR}}\uparrow$)	<47> t_{HWROD}		$0.5T - 5$		ns

Note For the first $\overline{\text{WAIT}}$ sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

- Remarks**
1. $T = t_{\text{CYK}}$
 2. w : Number of waits due to $\overline{\text{WAIT}}$
 3. w_D : Number of waits due to the DWC1 and DWC2 registers
 4. $n = 0$ to 7

(c) Write timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. This is the timing when the number of waits due to the DWC1 and DWC2 registers is zero.
 2. The broken lines indicate high impedance.
 3. n = 0 to 7

(d) DMA flyby transfer timing (SRAM → external I/O transfer) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24>	t _{SWK}	10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25>	t _{HKW}	2		ns
$\overline{\text{RD}}$ low-level width	<32>	t _{WRDL}	$(1 + w_D + w_F + w) T - 10$		ns
$\overline{\text{RD}}$ high-level width	<33>	t _{WRDH}	$T - 10$		ns
Delay time from address, $\overline{\text{CS}}_n$ to $\overline{\text{RD}}\downarrow$	<34>	t _{DARD}	$0.5T - 5$		ns
Delay time from $\overline{\text{RD}}\uparrow$ to address	<35>	t _{DRDA}	$(0.5 + i) T - 5$		ns
Delay time from $\overline{\text{RD}}\uparrow$ to data output	<37>	t _{DRDOD}	$(0.5 + i) T - 10$		ns
$\overline{\text{WAIT}}$ setup time (to address)	<38>	t _{SAW}	Note	$T - 20$	ns
$\overline{\text{WAIT}}$ setup time (to BCYST↓)	<39>	t _{SBSW}	Note	$T - 20$	ns
$\overline{\text{WAIT}}$ hold time (from BCYST↑)	<40>	t _{HBSW}	Note	0	ns
Delay time from address to $\overline{\text{IOWR}}\downarrow$	<41>	t _{DAWR}	$0.5T - 5$		ns
Address setup time (to $\overline{\text{IOWR}}\uparrow$)	<42>	t _{SAWR}	$(1.5 + w_D + w) T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to address	<43>	t _{DWRA}	$0.5T - 5$		ns
$\overline{\text{IOWR}}$ high-level width	<44>	t _{WWRH}	$T - 10$		ns
$\overline{\text{IOWR}}$ low-level width	<45>	t _{WWRL}	$(1 + w_D + w) T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{RD}}\uparrow$	<48>	t _{DWRRD}	W _F = 0	0	ns
			W _F = 1	$T - 10$	ns
Delay time from $\overline{\text{DMAAK}}_m\downarrow$ to $\overline{\text{IOWR}}\downarrow$	<49>	t _{DDAWR}	$0.5T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{DMAAK}}_m\uparrow$	<50>	t _{DWRDA}	$(0.5 + w_F) T - 10$		ns

Note For the first $\overline{\text{WAIT}}$ sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

Remarks 1. $T = t_{\text{CYK}}$

2. w: Number of waits due to $\overline{\text{WAIT}}$


3. w_D: Number of waits due to the DWC1 and DWC2 registers

4. w_F: Number of waits that are inserted for a source-side access during a DMA flyby transfer

5. i: Number of idle states that are inserted when a write cycle follows a read cycle

6. n = 0 to 7, m = 0 to 3

(d) DMA flyby transfer timing (SRAM → external I/O transfer) (2/2)



- Remarks**
1. This is the timing when the number of waits due to the DWC1 and DWC2 registers is zero and $wf = 0$.
 2. The broken lines indicate high impedance.
 3. $n = 0$ to 7 , $m = 0$ to 3

(e) DMA flyby transfer timing (external I/O → SRAM transfer) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24>	t _{SWK}	10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25>	t _{HKW}	2		ns
$\overline{\text{IORD}}$ low-level width	<32>	t _{WRDL}	$(1 + w_D + w_F + w) T - 10$		ns
$\overline{\text{IORD}}$ high-level width	<33>	t _{WRDH}	$T - 10$		ns
Delay time from address, $\overline{\text{CSn}}$ to $\overline{\text{IORD}}\downarrow$	<34>	t _{DARD}	$0.5T - 5$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to address	<35>	t _{DRDA}	$(0.5 + i) T - 5$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to data output	<37>	t _{DRDOD}	$(0.5 + i) T - 10$		ns
$\overline{\text{WAIT}}$ setup time (to address)	<38>	t _{SAW}	Note	$T - 20$	ns
$\overline{\text{WAIT}}$ setup time (to BCYST↓)	<39>	t _{SBSW}	Note	$T - 20$	ns
$\overline{\text{WAIT}}$ hold time (from BCYST↑)	<40>	t _{HBSW}	Note	0	ns
Delay time from address to $\overline{\text{UWR}}$, $\overline{\text{LWR}}\downarrow$	<41>	t _{DAWR}	$0.5T - 5$		ns
Address setup time (to $\overline{\text{UWR}}$, $\overline{\text{LWR}}\uparrow$)	<42>	t _{SAWR}	$(1.5 + w_D + w) T - 10$		ns
Delay time from $\overline{\text{UWR}}$, $\overline{\text{LWR}}$ to address	<43>	t _{DWRA}	$0.5T - 5$		ns
$\overline{\text{UWR}}$, $\overline{\text{LWR}}$ high-level width	<44>	t _{WWRH}	$T - 10$		ns
$\overline{\text{UWR}}$, $\overline{\text{LWR}}$ low-level width	<45>	t _{WWRL}	$(1 + w_D + w) T - 10$		ns
Delay time from $\overline{\text{UWR}}$, $\overline{\text{LWR}}\uparrow$ to $\overline{\text{IORD}}\uparrow$	<48>	t _{DWRD}	W _F = 0	0	ns
			W _F = 1	$T - 10$	ns
Delay time from $\overline{\text{DMAAKm}}\downarrow$ to $\overline{\text{IORD}}\downarrow$	<51>	t _{DDARD}	$0.5T - 10$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to $\overline{\text{DMAAKm}}\uparrow$	<52>	t _{DRDDA}	$0.5T - 10$		ns

Note For the first $\overline{\text{WAIT}}$ sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

Remarks 1. $T = t_{CYK}$

2. w: Number of waits due to $\overline{\text{WAIT}}$


3. w_D: Number of waits due to the DWC1 and DWC2 registers

4. w_F: Number of waits that are inserted for a source-side access during a DMA flyby transfer

5. i: Number of idle states that are inserted when a write cycle follows a read cycle

6. n = 0 to 7, m = 0 to 3

(e) DMA flyby transfer timing (external I/O → SRAM transfer) (2/2)



- Remarks**
1. This is the timing when the number of waits due to the DWC1 and DWC2 registers is zero and $wf = 0$.
 2. The broken lines indicate high impedance.
 3. $n = 0$ to 7, $m = 0$ to 3


(5) Page ROM access timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24> t_{SWK}		10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25> t_{HKW}		2		ns
Data input setup time (to CLKOUT↑)	<26> t_{SKID}		10		ns
Data input hold time (from CLKOUT↑)	<27> t_{HKID}		2		ns
Off-page data input setup time (to address)	<30> t_{SAID}			$(1.5 + w_D + w) T - 20$	ns
Off-page data input setup time (to $\overline{\text{RD}}$)	<31> t_{SRDID}			$(1 + w_D + w) T - 24$	ns
Off-page $\overline{\text{RD}}$ low-level width	<32> t_{WRDL}		$(1 + w_D + w) T - 10$		ns
$\overline{\text{RD}}$ high-level width	<33> t_{WRDH}		$0.5T - 10$		ns
Data input hold time (from $\overline{\text{RD}}$)	<36> t_{HRDID}		0		ns
Delay time from $\overline{\text{RD}}\uparrow$ to data output	<37> t_{DRDOD}		$(0.5 + i) T - 10$		ns
On-page $\overline{\text{RD}}$ low-level width	<53> t_{WORDL}		$(1.5 + w_{\text{PR}} + w) T - 10$		ns
On-page data input setup time (to address)	<54> t_{SOAID}			$(1.5 + w_{\text{PR}} + w) T - 20$	ns
On-page data input setup time (to $\overline{\text{RD}}$)	<55> t_{SORRID}			$(1.5 + w_{\text{PR}} + w) T - 24$	ns

Remarks 1. $T = t_{\text{CYK}}$

2. w : Number of waits due to $\overline{\text{WAIT}}$
3. w_D : Number of waits due to the DWC1 and DWC2 registers
4. w_{PR} : Number of waits due to the PRC register
5. i : Number of idle states that are inserted when a write cycle follows a read cycle
6. Maintain at least one of the data input hold times t_{HKID} and t_{HRDID} .

(5) Page ROM access timing (2/2)



Note The on-page and off-page addresses are as follows.

PRC Register			On-Page Addresses	Off-Page Addresses
MA5	MA4	MA3		
0	0	0	A0, A1	A2 to A23
0	0	1	A0 to A2	A3 to A23
0	1	1	A0 to A3	A4 to A23
1	1	1	A0 to A4	A5 to A23

- Remarks**
- This is the timing for the following case.
 Number of waits due to the DWC1 and DWC2 registers (TDW): 1
 Number of waits due to the PRC register (TPRW): 1
 - The broken lines indicate high impedance.
 - n = 0 to 7

(6) DRAM access timing

(a) Read timing (high-speed page DRAM access, normal access: off-page) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24> t_{SWK}		10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25> t_{HKW}		2		ns
Data input setup time (to CLKOUT↑)	<26> t_{SKID}		10		ns
Data input hold time (from CLKOUT↑)	<27> t_{HKID}		2		ns
Delay time from $\overline{\text{OE}}\uparrow$ to data output	<37> t_{DRDOD}		$(0.5 + i) T - 10$		ns
Row address setup time	<56> t_{ASR}		$(0.5 + W_{\text{RP}}) T - 10$		ns
Row address hold time	<57> t_{RAH}		$(0.5 + W_{\text{RH}}) T - 10$		ns
Column address setup time	<58> t_{ASC}		$0.5T - 10$		ns
Column address hold time	<59> t_{CAH}		$(1.5 + W_{\text{DA}} + W) T - 10$		ns
Read/write cycle time	<60> t_{RC}		$(3 + W_{\text{RP}} + W_{\text{RH}} + W_{\text{DA}} + W) T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<61> t_{RP}		$(0.5 + W_{\text{RP}}) T - 5$		ns
$\overline{\text{RAS}}$ pulse time	<62> t_{RAS}		$(2.5 + W_{\text{RH}} + W_{\text{DA}} + W) T - 10$		ns
$\overline{\text{RAS}}$ hold time	<63> t_{RSH}		$(1.5 + W_{\text{DA}} + W) T - 10$		ns
Column address read time for $\overline{\text{RAS}}$	<64> t_{RAL}		$(2 + W_{\text{DA}} + W) T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<65> t_{CAS}		$(1 + W_{\text{DA}} + W) T - 10$		ns
$\overline{\text{CAS}}$ - $\overline{\text{RAS}}$ precharge time	<66> t_{CRP}		$(1 + W_{\text{RP}}) T - 10$		ns
$\overline{\text{CAS}}$ hold time	<67> t_{CSH}		$(2 + W_{\text{RH}} + W_{\text{DA}} + W) T - 10$		ns
$\overline{\text{WE}}$ setup time	<68> t_{RCS}		$(2 + W_{\text{RP}} + W_{\text{RH}}) T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{RAS}}\uparrow$)	<69> t_{RRH}		$0.5T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\uparrow$)	<70> t_{RCH}		$T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<71> t_{CPN}		$(2 + W_{\text{RP}} + W_{\text{RH}}) T - 5$		ns
Output enable access time	<72> t_{OEA}			$(2 + W_{\text{RP}} + W_{\text{RH}} + W_{\text{DA}} + W) T - 20$	ns
$\overline{\text{RAS}}$ access time	<73> t_{RAC}			$(2 + W_{\text{RH}} + W_{\text{DA}} + W) T - 20$	ns
Access time from column address	<74> t_{AA}			$(1.5 + W_{\text{DA}} + W) T - 20$	ns
$\overline{\text{CAS}}$ access time	<75> t_{CAC}			$(1 + W_{\text{DA}} + W) T - 20$	ns

Remarks 1. $T = t_{\text{CYK}}$

2. w : Number of waits due to $\overline{\text{WAIT}}$

3. W_{RP} : Number of waits due to the RPCxx bit of the DRCn register ($n = 0$ to 3 , $\text{xx} = 00$ to 03 , 10 to 13)

4. W_{RH} : Number of waits due to the RHCxx bit of the DRCn register ($n = 0$ to 3 , $\text{xx} = 00$ to 03 , 10 to 13)

5. W_{DA} : Number of waits due to the DACxx bit of the DRCn register ($n = 0$ to 3 , $\text{xx} = 00$ to 03 , 10 to 13)

6. i : Number of idle states that are inserted when a write cycle follows a read cycle


(a) Read timing (high-speed page DRAM access, normal access: off-page) (2/3)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{\text{RAS}}$ column address delay time	<76>	t _{RAD}		(0.5 + W _{RH}) T - 10		ns
$\overline{\text{RAS}}\text{-}\overline{\text{CAS}}$ delay time	<77>	t _{RCD}		(1 + W _{RH}) T - 10		ns
Output buffer turn-off delay time (from $\overline{\text{OE}}\uparrow$)	<78>	t _{OEZ}		0		ns
Output buffer turn-off delay time (from $\overline{\text{CAS}}\uparrow$)	<79>	t _{OFF}		0		

Remarks 1. T = t_{CYK}

2. W_{RH}: Number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)

(a) Read timing (high-speed page DRAM access, normal access: off-page) (3/3)



- Remarks**
1. This is the timing for the following case ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13).
 Number of waits due to the RPCxx bit of the DRCn register (TRPW): 1
 Number of waits due to the RHCxx bit of the DRCn register (TRHW): 1
 Number of waits due to the DACxx bit of the DRCn register (TDAW): 1
 2. The broken lines indicate high impedance.
 3. $n = 0$ to 7

[MEMO]


(b) Read timing (high-speed page DRAM access: on-page) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to CLKOUT ↑)	<26>	t _{SKID}	10		ns
Data input hold time (from CLKOUT ↑)	<27>	t _{HKID}	2		ns
Delay time from $\overline{OE}\uparrow$ to data output	<37>	t _{DRDOD}	(0.5 + i) T - 10		ns
Column address setup time	<58>	t _{ASC}	(0.5 + W _{CP}) T - 10		ns
Column address hold time	<59>	t _{CAH}	(1.5 + W _{DA}) T - 10		ns
\overline{RAS} hold time	<63>	t _{RSH}	(1.5 + W _{DA}) T - 10		ns
Column address read time for \overline{RAS}	<64>	t _{RAL}	(2 + W _{CP} + W _{DA}) T - 10		ns
\overline{CAS} pulse width	<65>	t _{CAS}	(1 + W _{DA}) T - 10		ns
\overline{WE} setup time (to $\overline{CAS}\downarrow$)	<68>	t _{RCS}	(1 + W _{CP}) T - 10		ns
\overline{WE} hold time (from $\overline{RAS}\uparrow$)	<69>	t _{RRH}	0.5T - 10		ns
\overline{WE} hold time (from $\overline{CAS}\uparrow$)	<70>	t _{RCH}	T - 10		ns
Output enable access time	<72>	t _{OEA}		(1 + W _{CP} + W _{DA}) T - 20	ns
Access time from column address	<74>	t _{AA}		(1.5 + W _{CP} + W _{DA}) T - 20	ns
\overline{CAS} access time	<75>	t _{CAC}		(1 + W _{DA}) T - 20	ns
Output buffer turn-off delay time (from $\overline{OE}\uparrow$)	<78>	t _{OEZ}	0		ns
Output buffer turn-off delay time (from $\overline{CAS}\uparrow$)	<79>	t _{OFF}	0		ns
Access time from \overline{CAS} precharge	<80>	t _{ACP}		(2 + W _{CP} + W _{DA}) T - 20	ns
\overline{CAS} precharge time	<81>	t _{CP}	(1 + W _{CP}) T - 5		ns
High-speed page mode cycle time	<82>	t _{PC}	(2 + W _{CP} + W _{DA}) T - 10		ns
\overline{RAS} hold time for \overline{CAS} precharge	<83>	t _{RHCP}	(2.5 + W _{CP} + W _{DA}) T - 10		ns

Remarks 1. T = t_{cyk}

- 2. W_{CP}: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
- 3. W_{DA}: Number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
- 4. i: Number of idle states that are inserted when a write cycle follows a read cycle

(b) Read timing (high-speed page DRAM access: on-page) (2/2)



- Remarks**
- This is the timing for the following case ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13).
 Number of waits due to the CPCxx bit of the DRCn register (TCPW): 1
 Number of waits due to the DACxx bit of the DRCn register (TDAW): 1
 - The broken lines indicate high impedance.
 - $n = 0$ to 7

(c) Write timing (high-speed page DRAM access, normal access: off-page) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24> t_{SWK}		10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25> t_{HKW}		2		ns
Row address setup time	<56> t_{ASR}		$(0.5 + W_{\text{RP}}) T - 10$		ns
Row address hold time	<57> t_{RAH}		$(0.5 + W_{\text{RH}}) T - 10$		ns
Column address setup time	<58> t_{ASC}		$0.5T - 10$		ns
Column address hold time	<59> t_{CAH}		$(1.5 + W_{\text{DA}} + w) T - 10$		ns
Read/write cycle time	<60> t_{RC}		$(3 + W_{\text{RP}} + W_{\text{RH}} + W_{\text{DA}} + w) T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<61> t_{RP}		$(0.5 + W_{\text{RP}}) T - 5$		ns
$\overline{\text{RAS}}$ pulse time	<62> t_{RAS}		$(2.5 + W_{\text{RH}} + W_{\text{DA}} + w) T - 10$		ns
$\overline{\text{RAS}}$ hold time	<63> t_{RSH}		$(1.5 + W_{\text{DA}} + w) T - 10$		ns
Column address read time (from $\overline{\text{RAS}}\uparrow$)	<64> t_{RAL}		$(2 + W_{\text{DA}} + w) T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<65> t_{CAS}		$(1 + W_{\text{DA}} + w) T - 10$		ns
$\overline{\text{CAS}}$ - $\overline{\text{RAS}}$ precharge time	<66> t_{CRP}		$(1 + W_{\text{RH}}) T - 10$		ns
$\overline{\text{CAS}}$ hold time	<67> t_{CSH}		$(2 + W_{\text{RH}} + W_{\text{DA}} + w) T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<71> t_{CPN}		$(2 + W_{\text{RP}} + W_{\text{RH}}) T - 5$		ns
$\overline{\text{RAS}}$ column address delay time	<76> t_{RAD}		$(0.5 + W_{\text{RH}}) T - 10$		ns
$\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay time	<77> t_{RCD}		$(1 + W_{\text{RH}}) T - 10$		ns
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$)	<84> t_{WCS}		$(1 + W_{\text{RP}} + W_{\text{RH}}) T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\downarrow$)	<85> t_{WCH}		$(1 + W_{\text{DA}} + w) T - 10$		ns
Data setup time (to $\overline{\text{CAS}}\downarrow$)	<86> t_{DS}		$(1.5 + W_{\text{RP}} + W_{\text{RH}}) T - 10$		ns
Data hold time (from $\overline{\text{CAS}}\downarrow$)	<87> t_{DH}		$(1.5 + W_{\text{DA}} + w) T - 10$		ns

Remarks 1. $T = t_{\text{CYK}}$


2. w : Number of waits due to $\overline{\text{WAIT}}$

3. W_{RP} : Number of waits due to the RPCxx bit of the DRCn register ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13)

4. W_{RH} : Number of waits due to the RHCxx bit of the DRCn register ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13)

5. W_{DA} : Number of waits due to the DACxx bit of the DRCn register ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13)

(c) Write timing (high-speed page DRAM access, normal access: off-page) (2/2)



- Remarks**
1. This is the timing for the following case ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13).
 Number of waits due to the RPC_{xx} bit of the DRC_n register (TRPW): 1
 Number of waits due to the RHC_{xx} bit of the DRC_n register (TRHW): 1
 Number of waits due to the DAC_{xx} bit of the DRC_n register (TDAW): 1
 2. The broken lines indicate high impedance.
 3. $n = 0$ to 7


(d) Write timing (high-speed page DRAM access: on-page) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Column address setup time	<58>	t _{ASC}		(0.5 + WCP) T - 10		ns
Column address hold time	<59>	t _{CAH}		(1.5 + WDA) T - 10		ns
RAS hold time	<63>	t _{RSH}		(1.5 + WDA) T - 10		ns
Column address read time (from RAS↑)	<64>	t _{RAL}		(2 + WCP + WDA) T - 10		ns
CAS pulse width	<65>	t _{CAS}		(1 + WDA) T - 10		ns
CAS precharge time	<81>	t _{CP}		(1 + WCP) T - 5		ns
RAS hold time for CAS precharge	<83>	t _{RHCP}		(2.5 + WCP + WDA) T - 10		ns
WE setup time (to CAS↓)	<84>	t _{WCS}	WCP ≥ 1	WCP T - 10		ns
WE hold time (from CAS↓)	<85>	t _{WCH}		(1 + WDA) T - 10		ns
Data setup time (to CAS↓)	<86>	t _{DS}		(0.5 + WCP) T - 10		ns
Data hold time (from CAS↓)	<87>	t _{DH}		(1.5 + WDA) T - 10		ns
WE read time (from RAS↑)	<88>	t _{RWL}	WCP = 0	(1.5 + WDA) T - 10		ns
WE read time (from CAS↑)	<89>	t _{CWL}	WCP = 0	(1 + WDA) T - 10		ns
Data setup time (to WE↓)	<90>	t _{DSWE}	WCP = 0	0.5T - 10		ns
Data hold time (from WE↓)	<91>	t _{DHWE}	WCP = 0	(1.5 + WDA) T - 10		ns
WE pulse width	<92>	t _{WP}	WCP = 0	(1 + WDA) T - 10		ns

Remarks 1. T = t_{cyk}

- 2. WCP: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
- 3. WDA: Number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)

(d) Write timing (high-speed page DRAM access: on-page) (2/2)



- Remarks**
- This is the timing for the following case ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13).
 - Number of waits due to the CPCxx bit of the DRCn register (TCPW): 1
 - Number of waits due to the DACxx bit of the DRCn register (TDAW): 1
 - The broken lines indicate high impedance.
 - $n = 0$ to 7

(e) Read timing (EDO DRAM) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to CLKOUT↑)	<26>	t _{SKID}	10		ns
Data input hold time (from CLKOUT↑)	<27>	t _{HKID}	2		ns
Data output delay time from \overline{OE} ↑	<37>	t _{DRDOD}	(0.5 + i) T - 10		ns
Row address setup time	<56>	t _{ASR}	(0.5 + W _{RP}) T - 10		ns
Row address hold time	<57>	t _{RAH}	(0.5 + W _{RH}) T - 10		ns
Column address setup time	<58>	t _{ASC}	0.5T - 10		ns
Column address hold time	<59>	t _{CAH}	(0.5 + W _{DA}) T - 10		ns
\overline{RAS} precharge time	<61>	t _{RP}	(0.5 + W _{RP}) T - 5		ns
Column address read time (from \overline{RAS} ↑)	<64>	t _{RAL}	(2 + W _{CP} + W _{DA}) T - 10		ns
\overline{CAS} - \overline{RAS} precharge time	<66>	t _{CRP}	(1 + W _{RP}) T - 10		ns
\overline{CAS} hold time	<67>	t _{CSH}	(1.5 + W _{RH} + W _{DA}) T - 10		ns
\overline{WE} setup time (to \overline{CAS} ↓)	<68>	t _{RCS}	(2 + W _{RP} + W _{RH}) T - 10		ns
\overline{WE} hold time (from \overline{RAS} ↑)	<69>	t _{RRH}	0.5T - 10		ns
\overline{WE} hold time (from \overline{CAS} ↑)	<70>	t _{RCH}	1.5T - 10		ns
\overline{RAS} access time	<73>	t _{RAC}		(2 + W _{RH} + W _{DA}) T - 20	ns
Access time from column address	<74>	t _{AA}		(1.5 + W _{DA}) T - 20	ns
\overline{CAS} access time	<75>	t _{CAC}		(1 + W _{DA}) T - 20	ns
Column address delay time from \overline{RAS}	<76>	t _{RAD}	(0.5 + W _{RH}) T - 10		ns
\overline{RAS} - \overline{CAS} delay time	<77>	t _{RCD}	(1 + W _{RH}) T - 10		ns
Output buffer turn-off delay time (from \overline{OE})	<78>	t _{OEZ}	0		ns
Access time from \overline{CAS} precharge	<80>	t _{ACP}		(1.5 + W _{CP} + W _{DA}) T - 20	ns
\overline{CAS} precharge time	<81>	t _{CP}	(0.5 + W _{CP}) T - 5		ns
\overline{RAS} hold time for \overline{CAS} precharge	<83>	t _{RHCP}	(2 + W _{CP} + W _{DA}) T - 10		ns
Read cycle time	<93>	t _{HPC}	(1 + W _{DA} + W _{CP}) T - 10		ns
\overline{RAS} pulse width	<94>	t _{RASP}	(2.5 + W _{RH} + W _{DA}) T - 10		ns
\overline{CAS} pulse width	<95>	t _{HCAS}	(0.5 + W _{DA}) T - 10		ns
\overline{CAS} hold time from \overline{OE}	Off-page	<96>	t _{CH1}	(2 + W _{RH} + W _{DA}) T - 10	ns
	On-page	<97>	t _{CH2}	(0.5 + W _{DA}) T - 10	ns
Data input hold time (from \overline{CAS} ↓)	<98>	t _{DHC}	0		ns

Remarks 1. T = t_{cyk}

2. W_{RP}: Number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. W_{RH}: Number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. W_{DA}: Number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. W_{CP}: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. i: Number of idle states that are inserted when a write cycle follows a read cycle


(e) Read timing (EDO DRAM) (2/3)

Parameter		Symbol		Conditions	MIN.	MAX.	Unit
Output enable access time	Off-page	<99>	t _{OE1}			(2 + W _{PR} + W _{RH} + W _{DA}) T - 20	ns
	On-page	<100>	t _{OE2}			(1 + W _{CP} + W _{DA}) T - 20	ns

Remarks 1. T = t_{CYK}

2. W_{RP}: Number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. W_{RH}: Number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. W_{DA}: Number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. W_{CP}: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)

(e) Read timing (EDO DRAM) (3/3)



Note For on-page access from another cycle during the $\overline{\text{RASn}}$ low level signal.

- Remarks**
- This is the timing for the following case (n = 0 to 3, xx = 00 to 03, 10 to 13).
 - Number of waits due to the RPCxx bit of the DRCn register (TRPW): 1
 - Number of waits due to the RHCxx bit of the DRCn register (TRHW): 1
 - Number of waits due to the DACxx bit of the DRCn register (TDAW): 1
 - Number of waits due to the CPCxx bit of the DRCn register (TCPW): 1
 - The broken lines indicate high impedance.
 - n = 0 to 7

[MEMO]


(f) Write timing (EDO DRAM) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Row address setup time	<56> t_{ASR}		$(0.5 + W_{RP}) T - 10$		ns
Row address hold time	<57> t_{RAH}		$(0.5 + W_{RH}) T - 10$		ns
Column address setup time	<58> t_{ASC}		$0.5T - 10$		ns
Column address hold time	<59> t_{CAH}		$(0.5 + W_{DA}) T - 10$		ns
\overline{RAS} precharge time	<61> t_{RP}		$(0.5 + W_{RP}) T - 5$		ns
\overline{RAS} hold time	<63> t_{RSH}		$(1.5 + W_{DA}) T - 10$		ns
Column address read time (from $\overline{RAS}\uparrow$)	<64> t_{RAL}		$(2 + W_{CP} + W_{DA}) T - 10$		ns
\overline{CAS} - \overline{RAS} precharge time	<66> t_{CRP}		$(1 + W_{RP}) T - 10$		ns
\overline{CAS} hold time	<67> t_{CSH}		$(1.5 + W_{RH} + W_{DA}) T - 10$		ns
Column address delay time from \overline{RAS}	<76> t_{RAD}		$(0.5 + W_{RH}) T - 10$		ns
\overline{RAS} - \overline{CAS} delay time	<77> t_{RCD}		$(1 + W_{RH}) T - 10$		ns
\overline{CAS} precharge time	<81> t_{CP}		$(0.5 + W_{CP}) T - 5$		ns
\overline{RAS} hold time for \overline{CAS} precharge	<83> t_{RHCP}		$(2 + W_{CP} + W_{DA}) T - 10$		ns
\overline{WE} hold time (from $\overline{CAS}\downarrow$)	<85> t_{WCH}		$(1 + W_{DA}) T - 10$		ns
Data hold time (from $\overline{CAS}\downarrow$)	<87> t_{DH}		$(0.5 + W_{DA}) T - 10$		ns
\overline{WE} read time (from $\overline{RAS}\uparrow$)	On-page <88> t_{RWL}	$W_{CP} = 0$	$(1.5 + W_{DA}) T - 10$		ns
\overline{WE} read time (from $\overline{CAS}\uparrow$)	On-page <89> t_{CWL}	$W_{CP} = 0$	$(0.5 + W_{DA}) T - 10$		ns
\overline{WE} pulse width	On-page <92> t_{WP}	$W_{CP} = 0$	$(1 + W_{DA}) T - 10$		ns
Write cycle time	<93> t_{HPC}		$(1 + W_{DA} + W_{CP}) T - 10$		ns
\overline{RAS} pulse width	<94> t_{RASP}		$(2.5 + W_{RH} + W_{DA}) T - 10$		ns
\overline{CAS} pulse width	<95> t_{HCAS}		$(0.5 + W_{DA}) T - 10$		ns
\overline{WE} setup time (to $\overline{CAS}\downarrow$)	Off-page <101> t_{WCS1}		$(1 + W_{RP} + W_{RH}) T - 10$		ns
	On-page <102> t_{WCS2}	$W_{CP} \geq 1$	$W_{CP} T - 10$		ns
Data setup time (to $\overline{CAS}\downarrow$)	Off-page <103> t_{DS1}		$(1.5 + W_{RP} + W_{RH}) T - 10$		ns
	On-page <104> t_{DS2}		$(0.5 + W_{CP}) T - 10$		ns

Remarks 1. $T = t_{CYK}$

2. W_{RP} : Number of waits due to the RPC_{xx} bit of the DRC_n register ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13)
3. W_{RH} : Number of waits due to the RHC_{xx} bit of the DRC_n register ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13)
4. W_{DA} : Number of waits due to the DAC_{xx} bit of the DRC_n register ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13)
5. W_{CP} : Number of waits due to the CPC_{xx} bit of the DRC_n register ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13)

(f) Write timing (EDO DRAM) (2/2)



- Remarks**
- This is the timing for the following case (n = 0 to 3, xx = 00 to 03, 10 to 13).
 - Number of waits due to the RPCxx bit of the DRCn register (TRPW): 1
 - Number of waits due to the RHCxx bit of the DRCn register (TRHW): 1
 - Number of waits due to the DACxx bit of the DRCn register (TDAW): 1
 - Number of waits due to the CPCxx bit of the DRCn register (TCPW): 1
 - The broken lines indicate high impedance.
 - n = 0 to 7

(g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24>	t _{SWK}	10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25>	t _{HKW}	2		ns
Delay time from $\overline{\text{OE}}\uparrow$ to data output	<37>	t _{DRDOD}	(0.5 + i) T – 10		ns
Delay time from address to $\overline{\text{IOWR}}\downarrow$	<41>	t _{DAWR}	(0.5 + W _{RP}) T – 5		ns
Address setup time (to $\overline{\text{IOWR}}\uparrow$)	<42>	t _{SAWR}	(2 + W _{RP} + W _{RH} + W _{DA}) T – 10		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to address	<43>	t _{DWRA}	0.5T – 5		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{RD}}\uparrow$	<48>	W _F = 0	0		ns
		W _F = 1	T – 10		ns
$\overline{\text{IOWR}}$ low-level width	<50>	t _{WWRL}	(2 + W _{RH} + W _{DA} + w) T – 10		ns
Row address setup time	<56>	t _{ASR}	(0.5 + W _{RP}) T – 10		ns
Row address hold time	<57>	t _{RAH}	(0.5 + W _{RH}) T – 10		ns
Column address setup time	<58>	t _{ASC}	0.5T – 10		ns
Column address hold time	<59>	t _{CAH}	(1.5 + W _{DA} + W _F + w) T – 10		ns
Read/write cycle time	<60>	t _{RC}	(3 + W _{RP} + W _{RH} + W _{DA} + W _F + w) T – 10		ns
$\overline{\text{RAS}}$ precharge time	<61>	t _{RP}	(0.5 + W _{RP}) T – 5		ns
$\overline{\text{RAS}}$ hold time	<63>	t _{RSH}	(1.5 + W _{DA} + W _F + w) T – 10		ns
Column address read time for $\overline{\text{RAS}}$	<64>	t _{RAL}	(2 + W _{CP} + W _{DA} + W _F + w) T – 10		ns
$\overline{\text{CAS}}$ pulse width	<65>	t _{CAS}	(1 + W _{DA} + W _F + w) T – 10		ns
$\overline{\text{CAS}}$ - $\overline{\text{RAS}}$ precharge time	<66>	t _{CRP}	(1 + W _{RP}) T – 10		ns
$\overline{\text{CAS}}$ hold time	<67>	t _{CSH}	(2 + W _{RH} + W _{DA} + W _F + w) T – 10		ns
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$)	<68>	t _{RCS}	(2 + W _{RP} + W _{RH}) T – 10		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{RAS}}\uparrow$)	<69>	t _{RRH}	0.5T – 10		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\uparrow$)	<70>	t _{RCH}	1.5T – 10		ns
$\overline{\text{CAS}}$ precharge time	<71>	t _{CPN}	(2 + W _{RP} + W _{RH}) T – 5		ns

Remarks 1. T = t_{cyk}

2. w: Number of waits due to $\overline{\text{WAIT}}$

3. W_{RP}: Number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)

4. W_{RH}: Number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)

5. W_{DA}: Number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)

6. W_{CP}: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)

7. W_F: Number of waits that are inserted for a source-side access during a DMA flyby transfer

8. i: Number of idle states that are inserted when a write cycle follows a read cycle


(g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (2/3)

Parameter		Symbol	Conditions	MIN.	MAX.	Unit
Delay time from $\overline{\text{RAS}}$ to column address		<76>	t _{RAD}		(0.5 + W _{RH}) T - 10	ns
$\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay time		<77>	t _{RCD}		(1 + W _{RH}) T - 10	ns
Output buffer turn-off delay time (from $\overline{\text{OE}} \uparrow$)		<78>	t _{OEZ}		0	ns
Output buffer turn-off delay time (from $\overline{\text{CAS}} \uparrow$)		<79>	t _{OFF}		0	ns
$\overline{\text{CAS}}$ precharge time		<81>	t _{CP}		(0.5 + W _{CP}) T - 5	ns
High-speed page mode cycle time		<82>	t _{PC}		(2 + W _{CP} + W _{DA} + W _F + W) T - 10	ns
$\overline{\text{RAS}}$ hold time for CAS precharge		<83>	t _{RHCP}		(2.5 + W _{CP} + W _{DA} + W _F + W) T - 10	ns
$\overline{\text{RAS}}$ pulse width		<94>	t _{RASP}		(2.5 + W _{RH} + W _{DA} + W _F + W) T - 10	ns
$\overline{\text{OE}} \rightarrow \overline{\text{CAS}}$ hold time (from $\overline{\text{CAS}} \uparrow$)	Off-page	<96>	t _{OCH1}		(2.5 + W _{RP} + W _{RH} + W _{DA} + W _F + W) T - 10	ns
	On-page	<97>	t _{OCH2}		(1.5 + W _{CP} + W _{DA} + W _F + W) T - 10	ns
Delay time from $\overline{\text{DMAAK}}_m \downarrow$ to $\overline{\text{CAS}} \downarrow$		<105>	t _{DDACS}		(1.5 + W _{RH}) T - 10	ns
Delay time from $\overline{\text{IOWR}} \downarrow$ to $\overline{\text{CAS}} \downarrow$		<106>	t _{DRDCS}		(1 + W _{RH}) T - 10	ns

Remarks 1. T=t_{cyk}

2. w: Number of waits due to $\overline{\text{WAIT}}$
3. W_{CP}: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. W_{DA}: Number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. W_{RH}: Number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. W_{RP}: Number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
7. W_F: Number of waits that are inserted for a source-side access during a DMA flyby transfer
8. m = 0 to 3

(g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (3/3)



- Remarks**
- This is the timing for the following case (n = 0 to 3, xx = 00 to 03, 10 to 13).
 Number of waits due to the RPCxx bit of the DRCn register (TRPW): 1
 Number of waits due to the RHCxx bit of the DRCn register (TRHW): 1
 Number of waits due to the DACxx bit of the DRCn register (TDAW): 1
 Number of waits due to the CPCxx bit of the DRCn register (TCPW): 1
 Number of waits that are inserted for a source-side access during a DMA flyby transfer: 0
 - The broken lines indicate high impedance.
 - n = 0 to 7, m = 0 to 3

(h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24>	t _{SWK}	10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25>	t _{HKW}	2		ns
$\overline{\text{IORD}}$ low-level width	<32>	t _{WRDL}	$(2 + \text{WRH} + \text{WDA} + \text{WF} + \text{w}) T - 10$		ns
$\overline{\text{IORD}}$ high-level width	<33>	t _{WRDH}	$T - 5$		ns
Delay time from address to $\overline{\text{IORD}}\uparrow$	<34>	t _{DARD}	$0.5T - 5$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to address	<35>	t _{DRDA}	$(0.5 + i) T - 5$		ns
Row address setup time	<56>	t _{ASR}	$(0.5 + \text{WRP}) T - 10$		ns
Row address hold time	<57>	t _{RAH}	$(0.5 + \text{WRH}) T - 10$		ns
Column address setup time	<58>	t _{ASC}	$0.5T - 10$		ns
Column address hold time	<59>	t _{CAH}	$(1.5 + \text{WDA} + \text{WF}) T - 10$		ns
Read/write cycle time	<60>	t _{RC}	$(3 + \text{WRP} + \text{WRH} + \text{WDA} + \text{WF} + \text{w}) T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<61>	t _{RP}	$(0.5 + \text{WRP}) T - 5$		ns
$\overline{\text{RAS}}$ hold time	<63>	t _{RSH}	$(1.5 + \text{WDA} + \text{WF}) T - 10$		ns
Column address read time for $\overline{\text{RAS}}$	<64>	t _{RAL}	$(2 + \text{WCP} + \text{WDA} + \text{WF} + \text{w}) T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<65>	t _{CAS}	$(1 + \text{WDA} + \text{WF}) T - 10$		ns
$\overline{\text{CAS}}\text{-}\overline{\text{RAS}}$ precharge time	<66>	t _{CRP}	$(1 + \text{WRP}) T - 10$		ns
$\overline{\text{CAS}}$ hold time	<67>	t _{CSH}	$(2 + \text{WRH} + \text{WDA} + \text{WF} + \text{w}) T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<71>	t _{CPN}	$(2 + \text{WRP} + \text{WRH} + \text{w}) T - 5$		ns
Delay time from $\overline{\text{RAS}}$ to column address	<76>	t _{RAD}	$(0.5 + \text{WRH}) T - 10$		ns
$\overline{\text{RAS}}\text{-}\overline{\text{CAS}}$ delay time	<77>	t _{RCD}	$(1 + \text{WRH} + \text{w}) T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<81>	t _{CP}	$(0.5 + \text{WCP} + \text{w}) T - 5$		ns
High-speed page mode cycle time	<82>	t _{PC}	$(2 + \text{WCP} + \text{WDA} + \text{WF} + \text{w}) T - 10$		ns
$\overline{\text{RAS}}$ hold time for $\overline{\text{CAS}}$ precharge	<83>	t _{RHCP}	$(2.5 + \text{WCP} + \text{WDA} + \text{w}) T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\downarrow$)	<85>	t _{WCH}	$(1 + \text{WDA}) T - 10$		ns
$\overline{\text{WE}}$ read time (from $\overline{\text{RAS}}\uparrow$)	<88>	t _{RWL}	$\text{WCP} = 0$ $(1.5 + \text{WDA} + \text{w}) T - 10$		ns
$\overline{\text{WE}}$ read time (from $\overline{\text{CAS}}\uparrow$)	<89>	t _{CWL}	$\text{WCP} = 0$ $(1 + \text{WDA} + \text{w}) T - 10$		ns
$\overline{\text{WE}}$ pulse width	<92>	t _{WP}	$\text{WCP} = 0$ $(1 + \text{WDA} + \text{w}) T - 10$		ns
$\overline{\text{RAS}}$ pulse width	<94>	t _{RASP}	$(2.5 + \text{WRH} + \text{WDA} + \text{WF} + \text{w}) T - 10$		ns

Remarks


1. T = t_{CYK}
2. w: Number of waits due to $\overline{\text{WAIT}}$
3. WRH: Number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. WDA: Number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. WRP: Number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. WCP: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
7. WF: Number of waits that are inserted for a source-side access during a DMA flyby transfer
8. i: Number of idle states that are inserted when a write cycle follows a read cycle
9. n = 0 to 7

(h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (2/3)

Parameter		Symbol	Conditions	MIN.	MAX.	Unit
WE setup time (to CAS↓)	Off-page	<101> tWCS1	WCP = 0	$(1 + W_{RH} + W_{RP} + w) T - 10$		ns
	On-page	<102> tWCS2	WCP ≥ 1	$W_{CP} T - 10$		ns
Delay time from DMAAKm↓ to CAS↓		<105> tDDACS		$(1.5 + W_{RH} + w) T - 10$		ns
Delay time from IORD↓ to CAS↓		<106> tDRDCS		$(1 + W_{RH} + w) T - 10$		ns
Delay time from WE↑ to IORD↑		<107> tDWERD	WF = 0	0		ns
			WF = 1	$T - 10$		ns

- Remarks**
1. T = t_{cyk}
 2. w: Number of waits due to WAIT
 3. W_{RH}: Number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
 4. W_{RP}: Number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
 5. W_{CP}: Number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13)
 6. w_F: Number of waits that are inserted for a source-side access during a DMA flyby transfer
 7. m = 0 to 3

(h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (3/3)



- Remarks**
- This is the timing for the following case ($n = 0$ to 3 , $xx = 00$ to 03 , 10 to 13).
 - Number of waits due to the RPCxx bit of the DRCn register (TRPW): 1
 - Number of waits due to the RHCxx bit of the DRCn register (TRHW): 1
 - Number of waits due to the DACxx bit of the DRCn register (TDAW): 1
 - Number of waits due to the CPCxx bit of the DRCn register (TCPW): 1
 - Number of waits that are inserted for a source-side access during a DMA flyby transfer: 0
 - The broken lines indicate high impedance.
 - $n = 0$ to 7 , $m = 0$ to 3

(i) CBR refresh timing


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{RAS}}$ precharge time	<61> t_{RP}		$(1.5 + W_{RRW}) T - 5$		ns
$\overline{\text{RAS}}$ pulse width	<62> t_{RAS}		$(1.5 + W_{RCW}^{\text{Note}}) T - 10$		ns
$\overline{\text{CAS}}$ hold time	<108> t_{CHR}		$(1.5 + W_{RCW}^{\text{Note}}) T - 10$		ns
$\overline{\text{REFRQ}}$ pulse width	<109> t_{WRFL}		$(3 + W_{RRW} + W_{RCW}^{\text{Note}}) T - 10$		ns
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	<110> t_{RPC}		$(0.5 + W_{RRW}) T - 10$		ns
$\overline{\text{REFRQ}}$ active delay time (from CLKOUT↓)	<111> t_{DKRF}		2	10	ns
$\overline{\text{REFRQ}}$ inactive delay time (from CLKOUT↓)	<112> t_{HKRF}		2	10	ns
$\overline{\text{CAS}}$ setup time	<113> t_{CSR}		$T - 10$		ns

Note At least one clock cycle is inserted by default for W_{RCW} regardless of the settings of bits RCW0 to RCW2 of the RWC register.

Remarks 1. $T = t_{CYK}$

2. W_{RRW} : Number of waits due to the RRRW0 and RRRW1 bits of the RWC register

3. W_{RCW} : Number of waits due to the RCW0 to RCW2 bits of the RWC register



Note This TRCW is always inserted regardless of the settings of bits RCW0 to RCW2 of the RWC register.

Remarks 1. This is the timing for the following case.

Number of waits due to the RRRW0 and RRRW1 bits of the RWC register (W_{RRW}): 1


Number of waits due to the RCW0 to RCW2 bits of the RWC register (W_{RCW}): 2

2. $n = 0$ to 7

(j) CBR self-refresh timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{REFRQ}}$ active delay time (from CLKOUT↑)	<111>	t_{DKRF}	2	10	ns
$\overline{\text{REFRQ}}$ inactive delay time (from CLKOUT↑)	<112>	t_{HKRF}	2	10	ns
$\overline{\text{CAS}}$ hold time	<114>	t_{CHS}	-5		ns
$\overline{\text{RAS}}$ precharge time	<115>	t_{RPS}	$(1 + 2W_{\text{SRW}}) T - 10$		ns

- Remarks**
- $T = t_{\text{CYK}}$
 - W_{SRW} : Number of waits due to the SRW0 to SRW2 bits of the RWC register




- Remarks**
- This is the timing for the following case.
 - Number of waits due to the RRW0 and RRW1 bits of the RWC register (TRRW): 1
 - Number of waits due to the RCW0 to RCW2 bits of the RWC register (TRCW): 1
 - Number of waits due to the SRW0 to SRW2 bits of the RWC register (TSRW): 2
 - The broken lines indicate high impedance.
 - $n = 0$ to 7

(7) DMAC timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{DMARQn}}$ setup time (to CLKOUT↑)	<116> t_{SDRK}		10		ns
$\overline{\text{DMARQn}}$ hold time (from CLKOUT↑)	<117> t_{HKDR1}		2		ns
	<118> t_{HKDR2}		Until $\overline{\text{DMAAKn}}\downarrow$		ns
$\overline{\text{DMAAKn}}$ output delay time (from CLKOUT↓)	<119> t_{DKDA}		2	10	ns
$\overline{\text{DMAAKn}}$ output hold time (from CLKOUT↓)	<120> t_{HKDA}		2	10	ns
$\overline{\text{TCn}}$ output delay time (from CLKOUT↓)	<121> t_{DKTC}		2	10	ns
$\overline{\text{TCn}}$ output hold time (from CLKOUT↓)	<122> t_{HKTC}		2	10	ns

Remark n = 0 to 3



Remark n = 0 to 3


[MEMO]

(8) Bus hold timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{HLDRQ}}$ setup time (to $\text{CLKOUT}\uparrow$)	<123> t_{SHRK}		10		ns
$\overline{\text{HLDRQ}}$ hold time (from $\text{CLKOUT}\uparrow$)	<124> t_{HKHR}		5		ns
Delay time from $\text{CLKOUT}\downarrow$ to $\overline{\text{HLDAK}}$	<125> t_{DKHA}		2	10	ns
$\overline{\text{HLDRQ}}$ high-level width	<126> t_{WHQH}		$T + 17$		ns
$\overline{\text{HLDAK}}$ low-level width	<127> t_{WHAL}		$T - 8$		ns
Delay time from $\text{CLKOUT}\downarrow$ to bus float	<128> t_{DKCF}			10	ns
Delay time from $\overline{\text{HLDAK}}\uparrow$ to bus output	<129> t_{DHAC}		0		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	<130> t_{DHQA1}		2.5T		ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	<131> t_{DHQA2}		0.5T	1.5T	ns

Remark $T = t_{\text{CYK}}$

(8) Bus hold timing (2/2)




- Remarks**
1. The broken lines indicate high impedance.
 2. n = 0 to 7

(9) Interrupt timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
NMI high-level width	<132>	t _{WNH}		500		ns
NMI low-level width	<133>	t _{WNL}		500		ns
INTP _n high-level width	<134>	t _{WTH}		4T + 10		ns
INTP _n low-level width	<135>	t _{WTL}		4T + 10		ns

- Remarks**
- n = 100 to 103, 110 to 113, 120 to 123, 130 to 133, 140 to 143, or 150 to 153
 - T = t_{cyk}




Remark n = 100 to 103, 110 to 113, 120 to 123, 130 to 133, 140 to 143, or 150 to 153

(10) RPU timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
TI1 _n high-level width	<136>	t _{WTIH}		3T + 18		ns
TI1 _n low-level width	<137>	t _{WTIL}		3T + 18		ns
TCLR1 _n high-level width	<138>	t _{WTCH}		3T + 18		ns
TCLR1 _n low-level width	<139>	t _{WTCL}		3T + 18		ns

- Remarks**
- n = 0 to 5
 - T = t_{cyk}




Remark n = 0 to 5

(11) UART0, UART1 timing (clocked or master mode only)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	<140>	t_{CYSK0}	250		ns
SCKn high-level width	<141>	t_{WSK0H}	$0.5t_{CYSK0} - 20$		ns
SCKn low-level width	<142>	t_{WSK0L}	$0.5t_{CYSK0} - 20$		ns
RxDn setup time (to SCKn↑)	<143>	t_{SRXSK}	30		ns
RxDn hold time (from SCKn↑)	<144>	t_{HSKRX}	0		ns
TxDn output delay time (from SCKn↓)	<145>	t_{DSKTX}		20	ns
TxDn output hold time (from SCKn↑)	<146>	t_{HDKTX}	$0.5t_{CYSK0} - 5$		ns

Remark n = 0, 1



- Remarks
1. The broken lines indicate high impedance.
 2. n = 0, 1

(12) CSI0 to CSI3 timing

(a) Master mode


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
\overline{SCKn} cycle	<147> t_{CYSK1}	Output	100		ns
\overline{SCKn} high-level width	<148> t_{WSK1H}	Output	$0.5t_{CYSK1} - 20$		ns
\overline{SCKn} low-level width	<149> t_{WSK1L}	Output	$0.5t_{CYSK1} - 20$		ns
SIn setup time (to $\overline{SCKn}\uparrow$)	<150> t_{SSISK}		30		ns
SIn hold time (from $\overline{SCKn}\uparrow$)	<151> t_{HSKSI}		0		ns
SOn output delay time (from $\overline{SCKn}\downarrow$)	<152> t_{DSKSO}			20	ns
SOn output hold time (from $\overline{SCKn}\uparrow$)	<153> t_{HSKSO}		$0.5t_{CYSK1} - 5$		ns

Remark n = 0 to 3

(b) Slave mode

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
\overline{SCKn} cycle	<147> t_{CYSK1}	Input	100		ns
\overline{SCKn} high-level width	<148> t_{WSK1H}	Input	30		ns
\overline{SCKn} low-level width	<149> t_{WSK1L}	Input	30		ns
SIn setup time (to $\overline{SCKn}\uparrow$)	<150> t_{SSISK}		10		ns
SIn hold time (from $\overline{SCKn}\uparrow$)	<151> t_{HSKSI}		10		ns
SOn output delay time (from $\overline{SCKn}\downarrow$)	<152> t_{DSKSO}			30	ns
SOn output hold time (from $\overline{SCKn}\uparrow$)	<153> t_{HSKSO}		t_{WSK1H}		ns

Remark n = 0 to 3



- Remarks
1. The broken lines indicate high impedance.
 2. n = 0 to 3

A/D Converter Characteristics ($T_A = -40$ to $+70^\circ\text{C}$... μPD703100A-40,
 $T_A = -40$ to $+85^\circ\text{C}$... μPD703100A-33, μPD703101A-33, μPD703102A-33,
 $V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = AV_{REF} = 3.0$ to 3.6 V, $V_{SS} = CV_{SS} = AV_{SS} = 0$ V,
output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	–		10			bit
Overall error	–				±5	LSB
Quantization error	–				±1/2	LSB
Conversion time	t _{CONV}		5		10	μs
Sampling time	t _{SAMP}		Conversion clock ^{Note 1} /6			ns
Zero-scale error	–				±5	LSB
Full-scale error	–				±5	LSB
Nonlinearity error	–				±3	LSB
Analog input voltage	V _{IAN}		–0.3		AV _{REF} + 0.3	V
Analog input resistance	R _{AN}			1.0		MΩ
AV _{REF} input voltage	AV _{REF}	Note 2	3.0		3.6	V
AV _{REF} input current	AI _{REF}	Note 3			2.0	mA
AV _{DD} current	AI _{DD}				5.0	mA

Notes 1. The conversion clock is the number of clocks set by the ADM1 register.

★



2. Except in IDLE/software STOP mode

★

3. The current always flows regardless of the A/D converter operating status or standby mode. To further reduce the power consumption in IDLE/software STOP mode, make the voltage of the AV_{REF} pin the same potential as V_{SS}.

4. PACKAGE DRAWINGS


157-PIN PLASTIC FBGA (14x14)



ITEM	MILLIMETERS
D	14.0±0.1
D1	13.4
E	14.0±0.1
E1	13.4
w	0.20
e	0.8
A	1.31±0.15
A1	0.35±0.10
A2	0.96
b	0.5 ^{+0.05} _{-0.10}
x	0.08
y	0.10
y1	0.2
SD	0.4
SE	0.4
ZD	1.0
ZE	1.0

S157F1-80-FA1

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
B	20.0±0.2
C	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
H	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
M	0.17 ^{+0.03} _{-0.07}
N	0.08
P	1.4
Q	0.10±0.05
R	3°+4° -3°
S	1.5±0.1

S144GJ-50-UEN

5. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 5-1. Surface Mounting Type Soldering Conditions

- (1) μPD703100AF1-33-FA1: 157-pin plastic FBGA (14 × 14)
- μPD703101AF1-33-xxx-FA1: 157-pin plastic FBGA (14 × 14)
- μPD703102AF1-33-xxx-FA1: 157-pin plastic FBGA (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds max. (at 200°C or higher), count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-103-2

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

- (2) μPD703100AGJ-33-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)
- μPD703100AGJ-40-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)
- μPD703101AGJ-33-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)
- μPD703102AGJ-33-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)


Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds max. (at 200°C or higher), count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-103-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	—

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

★ APPENDIX NOTES ON DESIGNING TARGET SYSTEM


The following shows the connection condition diagrams between in-circuit emulator optional board and conversion connector.

Side View




Note YQSOCKET144SDN (separately available) can be inserted here to adjust the height (height: 3.2 mm).

Top View





Connection Condition Diagram



The following shows the conversion connector for the 157-pin FBGA package.

157-pin conversion connector for FBGA package
 (CSPACK157A1614N01 + CSICE157A1614N01)



Remark Unit: mm

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Related Documents μ PD70F3102-33 Data Sheet (U13844E)
 μ PD703100-33, 703100-40, 703101-33, 703102-33 Data Sheet (U13995E)
 μ PD70F3102A-33 Data Sheet (U13845E)

Reference Materials Electrical Characteristics for Microcomputer (U15170J^{Note})

Note This document number is that of Japanese version.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

V850E/MS1, V850E/MS2, and V850 Series are trademarks of NEC Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
 Tel: 408-588-6000
 800-366-9782
 Fax: 408-588-6130
 800-729-9288

NEC do Brasil S.A.

Electron Devices Division
 Guarulhos-SP, Brasil
 Tel: 11-6462-6810
 Fax: 11-6462-6829

NEC Electronics (Europe) GmbH

Duesseldorf, Germany
 Tel: 0211-65 03 01
 Fax: 0211-65 03 327

• **Sucursal en España**

Madrid, Spain
 Tel: 091-504 27 87
 Fax: 091-504 28 60

• **Succursale Française**

Vélizy-Villacoublay, France
 Tel: 01-30-67 58 00
 Fax: 01-30-67 58 99

• **Filiale Italiana**

Milano, Italy
 Tel: 02-66 75 41
 Fax: 02-66 75 42 99

• **Branch The Netherlands**

Eindhoven, The Netherlands
 Tel: 040-244 58 45
 Fax: 040-244 45 80

• **Branch Sweden**

Taeby, Sweden
 Tel: 08-63 80 820
 Fax: 08-63 80 388

• **United Kingdom Branch**

Milton Keynes, UK
 Tel: 01908-691-133
 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong
 Tel: 2886-9318
 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
 Seoul, Korea
 Tel: 02-528-0303
 Fax: 02-528-4411

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China
 Tel: 021-6841-1138
 Fax: 021-6841-1137

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
 Tel: 02-2719-2377
 Fax: 02-2719-5951

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore
 Tel: 253-8311
 Fax: 250-3583

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed: μ PD703100A-33, 703100A-40
The customer must judge the need for license: μ PD703101A-33, 703102A-33

• **The information in this document is current as of June, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

• No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.

• NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.

• Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

• While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.

• NEC semiconductor products are classified into the following three quality grades:

"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).