

MOS INTEGRATED CIRCUIT

μ PD780703AY, 780703AY(A)

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD780703AY is the μ PD780703AY Subseries product of the 78K/0 Series. This microcontroller has a DCAN controller, A/D converter, timer, serial interface, interrupt control, and various other peripheral hardware on-chip.

The μ PD78F0703AY can operate in the same power supply voltage as the mask ROM version, and various development tools are available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

μ PD780703Y Subseries User's Manual: U15568E

78K/0 Series User's Manual Instructions: U12326E

FEATURES

- DCAN (Direct Storage Controller Area Network) controller
- Internal ROM: 59.5 KB
- Internal high-speed RAM: 1024 bytes
- Internal expansion RAM: 2048 bytes
- Buffer RAM for DCAN: 288 bytes
- Minimum instruction execution time can be changed from high-speed (0.25 μ s) to low-speed (4 μ s)
- I/O ports: 67
- 8-bit resolution A/D converter: 16 channels
- Serial interface: 4 channels
- Timer: 7 channels
- Power supply voltage: $V_{DD} = 3.5$ to 5.5 V

APPLICATIONS

Car audio systems, body control, etc.

ORDERING INFORMATION

Part Number	Package	Quality Grade
μ PD780703AYGC-xxx-8BT	80-pin plastic QFP (14 × 14)	Standard
μ PD780703AYGC(A)-xxx-8BT	80-pin plastic QFP (14 × 14)	Special

Remark xxx indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
 Not all products and/or types are available in every country. Please check with NEC Electronics sales representative for availability and additional information.

78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.



Y subseries products are compatible with I²C bus.



Remark VFD (Vacuum Fluorescent Display) is referred to as FIP™ (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

The major functional differences among the subseries are listed below.


Subseries Name	Function	ROM Capacity	Timer				8-bit A/D	10-bit A/D	8-bit D/A	Serial Interface	I/O	V _{DD} MIN. Value	External Expansion							
			8-bit	16-bit	Watch	WDT														
Control	μPD78078Y	48 K to 60 K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch, I ² C: 1 ch)	88	1.8 V	Yes							
	μPD78070AY	-								61	2.7 V									
	μPD780018AY	48 K to 60 K	2 ch	-	-	-	-	-	-	3 ch (I ² C: 1 ch)	88									
	μPD780058Y	24 K to 60 K								68	1.8 V									
	μPD78058FY	48 K to 60 K								69	2.7 V									
	μPD78054Y	16 K to 60 K								2.0 V										
	μPD780078Y	48 K to 60 K								2 ch	-	8 ch		-	4 ch (UART: 2 ch, I ² C: 1 ch)	52	1.8 V			
	μPD780034AY	8 K to 32 K								1 ch	-	-		-	-	-	-	3 ch (UART: 1 ch, I ² C: 1 ch)	51	
	μPD780024AY																	8 ch	-	
μPD78018FY	8 K to 60 K	2 ch (I ² C: 1 ch)											53							
LCD drive	μPD780354Y	24 K to 32 K	4 ch	1 ch	1 ch	1 ch	-	8 ch	-	4 ch (UART: 1 ch, I ² C: 1 ch)	66	1.8 V	-							
	μPD780344Y						8 ch	-												
	μPD780308Y	48 K to 60 K	2 ch	-	-	-	-	-	-	3 ch (time-division UART: 1 ch, I ² C: 1 ch)	57	2.0 V								
	μPD78064Y	16 K to 32 K								2 ch (UART: 1 ch, I ² C: 1 ch)										
Bus interface supported	μPD780702Y	60 K	3 ch	2 ch	1 ch	1 ch	16 ch	-	-	4 ch (UART: 1 ch, I ² C: 1 ch)	67	3.5 V	-							
	μPD780703AY	59.5 K																		
	μPD780833Y	60 K									65	4.5 V								

OVERVIEW OF FUNCTIONS

Item		Function
Internal memory	ROM	59.5 KB
	High-speed RAM	1024 bytes
	Expansion RAM	2048 bytes
	Buffer RAM for DCAN	288 bytes
Minimum instruction execution time		On-chip minimum instruction execution time variable function <ul style="list-style-type: none"> • 0.25 μs/0.5 μs/1.00 μs/2.00 μs/4.00 μs (@ 8.00-MHz operation with system clock)
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)
Instruction set		<ul style="list-style-type: none"> • 16-bit operation • Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits) • Bit manipulation (set, reset, test, Boolean operation) • BCD adjust, etc.
I/O ports		Total: 67 <ul style="list-style-type: none"> • CMOS I/O: 56 • TTL input/CMOS output: 8 • N-ch open-drain I/O: 3
A/D converter		<ul style="list-style-type: none"> • 8-bit resolution × 16 channels • Power fail detection function
Serial interface		<ul style="list-style-type: none"> • 3-wire serial I/O mode: 2 channels • UART mode: 1 channel • I²C bus mode: 1 channel
Timer		<ul style="list-style-type: none"> • 16-bit timer/event counter: 2 channels • 8-bit timer/event counter: 3 channels • Watch timer: 1 channel • Watchdog timer: 1 channel
Timer output		5 (8-bit PWM output capable: 3)
Clock output		62.5 kHz, 125 kHz, 250 kHz, 500 kHz, 1.00 MHz, 2.00 MHz, 4.00 MHz, 8.00 MHz (@ 8.00-MHz operation with system clock)
Buzzer output		0.977 kHz, 1.95 kHz, 3.91 kHz, 7.81 kHz (@ 8.00-MHz operation with system clock)
DCAN controller		1 channel
Vectored interrupt sources	Maskable	Internal: 20, External: 8
	Non-maskable	Internal: 1
	Software	1
Power supply voltage		V _{DD} = 3.5 to 5.5 V
Operating ambient temperature		T _A = -40 to +85°C
Package		80-pin plastic QFP (14 × 14)

PIN CONFIGURATION (Top View)

- 80-pin plastic QFP (14 × 14)
 μPD780703AYGC-xxx-8BT, 780703AYGC(A)-xxx-8BT




- Cautions**
1. Connect the IC (Internally Connected) pin directly to V_{SS0} or V_{SS1}.
 2. Connect the AV_{SS} pin to V_{SS0}.
 3. Connect the AV_{REF} pin to V_{DD0}.

Remark When the μPD780703AY is used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to V_{DD0} and V_{DD1} individually and connecting V_{SS0} and V_{SS1} to different ground lines, is recommended.

ANI0 to ANI15:	Analog Input	P90 to P97:	Port 9
ASCK0:	Asynchronous Serial Clock	PCL:	Programmable Clock
AVREF:	Analog Reference Voltage	RESET:	Reset
AVss:	Analog Ground	RxD0:	Receive Data (for UART0)
BUZ:	Buzzer Output	SCK30, SCK31:	Serial Clock (for SIO30, 31)
CPUREG:	Regulator for CPU Power Supply	SCL0:	Serial Clock (for IIC0)
CRXD:	CAN Receive Data	SDA0:	Serial Data
CTXD:	CAN Transmit Data	SI30, SI31:	Serial Input
IC:	Internally Connected	SO30, SO31:	Serial Output
INTP0 to INTP7:	Interrupt for Peripherals	TI000, TI010, TI001, TI011, TI50, TI51,	
P00 to P07:	Port 0	TI52:	Timer Input
P20 to P27:	Port 2	TO00, TO01, TO50, TO51, TO52:	Timer Output
P30 to P36:	Port 3	TxD0:	Transmit Data (for UART0)
P40 to P47:	Port 4	VDD0, VDD1:	Power Supply
P50 to P57:	Port 5	VSS0, VSS1:	Ground
P64 to P67:	Port 6	X1, X2:	Crystal
P70 to P77:	Port 7		
P80 to P87:	Port 8		

BLOCK DIAGRAM



CONTENTS

1. PIN FUNCTIONS 9

1.1 Port Pins 9

1.2 Non-port Pins 11

1.3 Pin I/O Circuits and Recommended Connection of Unused Pins..... 13

2. MEMORY SPACE 15

3. PERIPHERAL HARDWARE FUNCTION FEATURES 16

3.1 Ports 16

3.2 Clock Generator 17

3.3 Timer/Counter..... 18

3.4 Clock Output/Buzzer Output Control Circuit 24

3.5 A/D Converter 25

3.6 Serial Interfaces 26

3.7 DCAN Controller..... 29

4. INTERRUPT FUNCTIONS 31

5. STANDBY FUNCTION 35

6. RESET FUNCTION 35

7. INSTRUCTION SET 36

8. ELECTRICAL SPECIFICATIONS 39

9. PACKAGE DRAWING 52

APPENDIX A. DEVELOPMENT TOOLS 53

APPENDIX B. RELATED DOCUMENTS..... 55

1. PIN FUNCTIONS

1.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P00 to P07	Input/output	Port 0. 8-bit input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.		Input	INTP0 to INTP7
P20	Input/output	Port 2. 8-bit input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.		Input	SI31
P21					SO31
P22					$\overline{\text{SCK31}}$
P23					BUZ
P24					RxD0
P25					TxD0
P26					ASCK0
P27					PCL
P30	Input/output	Port 3. 7-bit input/output port. Input/output can be specified in 1-bit units.	An on-chip pull-up resistor can be specified by means of software.	Input	SI30
P31					SO30
P32					$\overline{\text{SCK30}}$
P33		N-ch open-drain input/output port (15-V withstand voltage). LEDs can be driven directly.	–		
P34			TO00		
P35		An on-chip pull-up resistor can be specified by means of software.	TI000		
P36			TI010		
P40 to P47	Input/output	Port 4. 8-bit input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software. Interrupt request flag KRIF is set to 1 by falling edge detection.		Input	–
P50 to P57	Input/output	Port 5. 8-bit input/output port. TTL level input/CMOS output. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.		Input	–
P60 to P67	Input/output	Port 6. 4-bit input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.		Input	–

1.1 Port Pins (2/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P70	Input/output	Port 7. 8-bit input/output port. Input/output can be specified in 1-bit units.	An on-chip pull-up resistor can be specified by means of software.	Input	TI52/TO52
P71			N-ch open-drain input/output port (5-V withstand voltage).		SDA0
P72					SCL0
P73			An on-chip pull-up resistor can be specified by means of software.		TO01
P74					TI001
P75					TI011
P76					TI50/TO50
P77					TI51/TO51
P80 to P87	Input/output	Port 8. 8-bit input/output port. Input/output can be specified in 1-bit units.		Input	ANI0 to ANI7
P90 to P97	Input/output	Port 9. 8-bit input/output port. Input/output can be specified in 1-bit units.		Input	ANI8 to ANI15

1.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0 to INTP7	Input	External interrupt input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input	P00 to P07
SI30	Input	Serial interface serial data input	Input	P30
SI31				P20
SO30	Output	Serial interface serial data output	Input	P31
SO31				P21
SDA0	I/O	Serial interface serial data input/output	Input	P71
SCK30	I/O	Serial interface serial clock input/output	Input	P32
SCK31				P22
SCL0				P72
RxD0	Input	Serial data input for asynchronous serial interface	Input	P24
TxD0	Output	Serial data output for asynchronous serial interface	Input	P25
ASCK0	Input	Serial clock input for asynchronous serial interface	Input	P26
CRXD	Input	Data input of DCAN controller (DCAN)	Input	–
CTXD	Output	Data output of DCAN controller (DCAN)	Output	–
TI000	Input	External count clock input to 16-bit timer (TM00)	Input	P35
TI010		External count clock input to 16-bit timer (TM00)		P36
TI001		External count clock input to 16-bit timer (TM01)		P74
TI011		External count clock input to 16-bit timer (TM01)		P75
TI50		External count clock input to 8-bit timer (TM50)		P76/TO50
TI51		External count clock input to 8-bit timer (TM51)		P77/TO51
TI52		External count clock input to 8-bit timer (TM52)		P70/TO52
TO00		Output		16-bit timer (TM00) output
TO01	16-bit timer (TM01) output		P73	
TO50	8-bit timer (TM50) output		P76/TO50	
TO51	8-bit timer (TM51) output		P77/TO51	
TO52	8-bit timer (TM52) output		P70/TO52	
PCL	Output	Clock output	Input	P27
BUZ	Output	Buzzer output	Input	P23
ANI0 to ANI7	Input	A/D converter (AD3) analog input	Input	P80 to P87
ANI8 to ANI15				P90 to P97
AV _{REF}	Input	A/D converter (AD3) reference voltage and analog power supply	–	–
AV _{SS}	–	A/D converter (AD3) ground potential	–	–
X1	Input	Connecting crystal resonator for system clock oscillation	–	–
X2	–		–	–

1.2 Non-port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
$\overline{\text{RESET}}$	Input	System reset input	Input	–
CPUREG	–	Regulator for CPU power supply. Connect to V_{SS0} or V_{SS1} via a 0.1- μ F capacitor.	–	–
V_{DD0}	–	Positive power supply for ports	–	–
V_{DD1}	–	Positive power supply (except ports and analog section)	–	–
V_{SS0}	–	Ground potential for ports	–	–
V_{SS1}	–	Ground potential (except ports and analog section)	–	–
IC	–	Internally connected. Connect directly to V_{SS0} or V_{SS1} .	–	–


1.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 1-1. For the input/output circuit configuration of each type, refer to Figure 1-1.

Table 1-1. Types of Pin Input/Output Circuits

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins	
P00/INTP0 to P07/INTP7	8-C	Input/output	Independently connect to V _{SS0} via a resistor.	
P20/SI31			Independently connect to V _{DD0} or V _{SS0} via a resistor.	
P21/SO31	5-H			
P22/SCK31	8-C			
P23/BUZ	5-H			
P24/RxD0	8-C			
P25/TxD0	5-H			
P26/ASCK0	8-C			
P27/PCL	5-H			
P30/SI30	8-C			
P31/SO30	5-H			
P32/SCK30	8-C			
P33	13-P			Connect to V _{DD0} via a resistor.
P34/TO00	5-H			Independently connect to V _{DD0} or V _{SS0} via a resistor.
P35/TI000	8-C			
P36/TI010				
P40 to P47	5-H			Independently connect to V _{DD0} via a resistor.
P50 to P57	5-T	Independently connect to V _{DD0} or V _{SS0} via a resistor.		
P64 to P67	5-H			
P70/TI52/TO52				
P71/SDA0	13-R			
P72/SCL0				
P73/TO01	5-H	Independently connect to V _{DD0} or V _{SS0} via a resistor.		
P74/TI001	8-C			
P75/TI011				
P76/TI50/TO50				
P77/TI51/TO51				
P80/ANI0 to P87/ANI7	11-E			
P90/ANI8 to P97/ANI15				
CRXD	2	Input	Connect to V _{DD0} or V _{SS0} via a resistor.	
CTXD	3-B	Output	Leave open.	
RESET	2	Input	–	
AV _{REF}	–	–	Connect to V _{DD0} .	
AV _{SS}			Connect to V _{SS0} .	
IC			Connect directly to V _{SS0} or V _{SS1} .	


Figure 1-1. Pin Input/Output Circuits



2. MEMORY SPACE

Figure 2-1 shows the memory map of the μPD780703AY.

Figure 2-1. Memory Map



3. PERIPHERAL HARDWARE FUNCTION FEATURES

3.1 Ports

The following three types of I/O ports are available.

• CMOS input/output (Ports 0, 2 to 4, 7 to 9 (except P33, P71, P72)):	56
• TTL input/CMOS output (Port 5):	8
• N-ch open-drain input/output (P33, P71, P72):	3
Total:	67

Table 3-1. Port Functions

Port Name	Pin Name	Function
Port 0	P00 to P07	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 2	P20 to P27	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 3	P30 to P32, P34 to P36	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
	P33	N-ch open-drain input/output port. Input/output can be specified in 1-bit units. LEDs can be driven directly.
Port 4	P40 to P47	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software. Interrupt request flag KRIF is set to 1 by falling edge detection.
Port 5	P50 to P57	TTL input/CMOS output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 6	P64 to P67	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 7	P70, P73 to P77	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
	P71, P72	N-ch open-drain input/output port. Input/output can be specified in 1-bit units.
Port 8	P80 to P87	Input/output port. Input/output can be specified in 1-bit units.
Port 9	P90 to P97	Input/output port. Input/output can be specified in 1-bit units.


3.2 Clock Generator

A system clock generator is incorporated.

The minimum instruction execution time can be changed.

- 0.25 μ s/0.5 μ s/1.00 μ s/2.00 μ s/4.00 μ s (@ 8.00-MHz operation with system clock)

Figure 3-1. Clock Generator Block Diagram



3.3 Timer/Counter

Seven timer/counter channels are incorporated.

- 16-bit timer/event counter: 2 channels
- 8-bit timer/event counter: 3 channels
- Watch timer: 1 channel
- Watchdog timer: 1 channel

Table 3-2. Operations of Timer/Event Counters

		16-bit timer/event counters TM00, TM01	8-bit timer/event counters TM50, TM51, TM52	Watch timer	Watchdog timer
Operation mode	Interval timer	2 channels	3 channels	1 channel ^{Note 1}	1 channel ^{Note 2}
	External event counter	2 channels	3 channels	–	–
Function	Timer output	2 outputs	3 outputs	–	–
	PWM output	–	3 outputs	–	–
	PPG output	2 outputs	–	–	–
	Pulse width measurement	4 inputs	–	–	–
	Square wave output	2 outputs	3 outputs	–	–
	Interrupt source	4	3	2	1

- Notes**
1. The watch timer can perform both watch timer and interval timer functions at the same time.
 2. The watchdog timer has the watchdog timer and interval timer functions. However, use the watchdog timer by selecting either the watchdog timer function or the interval timer function.

Figure 3-2. Block Diagram of 16-Bit Timer/Event Counter TM00




Figure 3-3. Block Diagram of 16-Bit Timer/Event Counter TM01




Figure 3-4. Block Diagram of 8-Bit Timer/Event Counter TM50




Figure 3-5. Block Diagram of 8-Bit Timer/Event Counter TM51




Figure 3-6. Block Diagram of 8-Bit Timer/Event Counter TM52






Figure 3-7. Watch Timer Block Diagram



Remark f_x : System clock oscillation frequency
 f_w : Watch timer clock frequency

Figure 3-8. Watchdog Timer Block Diagram



3.4 Clock Output/Buzzer Output Control Circuit

A clock output/buzzer output control circuit (CKU) is incorporated.


Clocks with the following frequencies can be output as clock output.

- 62.5 kHz/125 kHz/250 kHz/500 kHz/1.00 MHz/2.00 MHz/4.00 MHz/8.00 MHz (@ 8.00-MHz operation with system clock)

Clocks with the following frequencies can be output as buzzer output.

- 0.977 kHz/1.95 kHz/3.91 kHz/7.81 kHz (@ 8.00-MHz operation with system clock)

Figure 3-9. Block Diagram of Clock Output/Buzzer Output Control Circuit CKU



3.5 A/D Converter

An A/D converter consisting of sixteen 8-bit resolution channels is incorporated.

The A/D converter has the following two functions.

- 8-bit resolution A/D conversion
- Power fail detection function

Figure 3-10. A/D Converter Block Diagram





Figure 3-11. Block Diagram of Power Fail Detection Function



3.6 Serial Interfaces

Four serial interface channels are incorporated.

- Serial interface UART0
- Serial interfaces SIO30, SIO31
- Serial interface IIC0

(1) Serial interface UART0

The serial interface UART0 has the asynchronous serial interface (UART) mode.

• Asynchronous serial interface (UART) mode


This mode enables full-duplex operation wherein one byte of data is transmitted and received after the start bit.

The on-chip dedicated UART baud rate generator enables communication using a wide range of selectable baud rates.

In addition, a baud rate can also be defined by dividing the clock input to the ASCK0 pin.

The dedicated UART baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

Figure 3-12. Block Diagram of Serial Interface UART0



(2) Serial interfaces SIO30, SIO31

The serial interfaces SIO30 and SIO31 have the 3-wire serial I/O mode.

• 3-wire serial I/O mode (fixed as MSB first)

This is an 8-bit data transfer mode using three lines: serial clock line ($\overline{\text{SCK3n}}$), serial output line (SO3n), and serial input line (SI3n).

Since simultaneous transmit and receive operations are available in the 3-wire serial I/O mode, the processing time for data transfer is reduced.

The first bit in 8-bit data in the serial transfer is fixed as MSB.

The 3-wire serial I/O mode is useful for connection to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

Remark n = 0, 1

Figure 3-13. Block Diagram of Serial Interface SIO30





Figure 3-14. Block Diagram of Serial Interface SIO31



(3) Serial interface IIC0

The serial interface IIC0 has the I²C (Inter IC) bus mode (multimaster supported).


• **I²C bus mode (multimaster supported)**

This is an 8-bit data transfer mode between multiple devices using two lines: serial clock line (SCL0) and serial data bus line (SDA0).

This mode complies with the I²C bus format, and can output “start condition”, “data”, and “stop condition” during transmission via the serial data bus. These data are automatically detected by hardware during reception.

Since the SCL0 and SDA0 are open-drain outputs in IIC0, pull-up resistors for the serial clock line and the serial data bus line are required.

Figure 3-15. Block Diagram of Serial Interface IIC0




3.7 DCAN Controller

A DCAN (Direct storage Control Area Network) controller is incorporated.

Table 3-3. DCAN Controller Functional Outline

Function	Details
Protocol	CAN2.0-supported extended frame format (Bosch specification 2.0 part B)
Baud rate	Maximum of 500 kbps (@ 8.00 MHz)
Bus line control	CMOS I/O for external transceiver
Clock	Selectable by register
Data storage	Capacity of buffer RAM for DCAN: 288 bytes (if not using for DCAN, it can be used for normal RAM)
Message configuration	Messages received via a message identifier are stored in RAM. Transmit message buffers: 2
Message number	Maximum of 16 receive messages, including 2 masks Transmit channels: 2 channels
Message sorting	Can set a separate identifier for the 16 receive messages Mask identifiers: 2 Can set a global mask for all messages
Interrupts	Transmit interrupt request: 1 Receive interrupt request: 1 Error interrupt request: 1
Time function	A time stamp function is available
Other functions	A separate transmit/receive error counter is available A flag for checking the bus connection is available A dedicated receive mode is available (use when detecting the baud rate on the bus)
Low power consumption mode	Sleep mode (can be woken up by the DCAN bus) Stop mode (cannot be woken up by the DCAN bus)

Figure 3-16. DCAN Controller Block Diagram



The DCAN interface section processes all protocol operations by means of the DCAN protocol section hardware.

The memory access engine either fetches the DCAN protocol data transmitted from a specific RAM area and transfers it to the DCAN protocol section, or compares and sorts the fetched data and then stores it in a predefined RAM area.

The DCAN allows direct interfacing between the DCAN and the accessible CPU area, as well as between the CPU and that area without any effect on the CPU. The DCAN section operates with the external bus transceiver that converts transmit data line and receive data line to the electrical characteristics of DCAN bus.

4. INTERRUPT FUNCTIONS

A total of 30 interrupt sources are provided, divided into the following three types.

- Non-maskable: 1
- Maskable: 28
- Software: 1

Table 4-1. Interrupt Source List (1/2)

Interrupt Type	Default Priority ^{Note 1}	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger			
Non-maskable	–	INTWDT	Watchdog timer overflow (with non-maskable interrupt selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer selected)			External
	1	INTP0	Pin input edge detection	(C)		
	2	INTP1				
	3	INTP2				
	4	INTP3				
	5	INTP4				
	6	INTP5				
	7	INTP6				
	8	INTP7				
	9	INTSER0	Occurrence of UART0 reception error	Internal	0016H 0018H 001AH 001CH 001EH 0020H 0022H 0024H 0026H 0028H 002AH	(B)
	10	INTSR0	End of UART0 reception			
	11	INTST0	End of UART0 transmission			
	12	INTCSI30	End of SIO30 transfer			
	13	INTCSI31	End of SIO31 transfer			
	14	INTIIC0	End of IIC0 transfer			
	15	INTCE	DCAN error			
	16	INTCR	DCAN reception			
	17	INTCT	DCAN transmission buffer			
	18	INTWTNIO	Reference time interval signal from watch timer			
19	INTTM000	Generation of matching signal of TM00 and CR000 (with compare register specified) TI000 valid edge detection (with capture register specified)				

Notes 1. Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 28 is the lowest order.

2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 4-1.

Table 4-1. Interrupt Source List (2/2)


Interrupt Type	Default Priority ^{Note 1}	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger			
Maskable	20	INTTM010	Generation of matching signal of TM00 and CR010 (with compare register specified) TI010 valid edge detection (with capture register specified)	Internal	002CH	(B)
	21	INTTM001	Generation of matching signal of TM01 and CR001 (with compare register specified) TI001 valid edge detection (with capture register specified)		002EH	
	22	INTTM011	Generation of matching signal of TM01 and CR011 (with compare register specified) TI011 valid edge detection (with capture register specified)		0030H	
	23	INTTM50	Generation of matching signal of TM50 and CR50		0032H	
	24	INTTM51	Generation of matching signal of TM51 and CR51		0034H	
	25	INTTM52	Generation of matching signal of TM52 and CR52		0036H	
	26	INTAD	End of conversion by A/D converter		0038H	
	27	INTWTN0	Watch timer overflow		003AH	
	28	INTKR	Port 4 falling edge detection	External	003CH	(D)
Software	–	BRK	Execution of BRK instruction	–	003EH	(E)

Notes 1. Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 28 is the lowest order.


2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 4-1.

Figure 4-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0 to INTP7)






Figure 4-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (INTKR)



(E) Software interrupt




- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag

5. STANDBY FUNCTION

The following two standby functions are available for further reduction of system current consumption.

- HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode: In this mode, oscillation of the system clock is stopped. All the operations performed on the system clock are suspended, resulting in extremely small current consumption.

Figure 5-1. Standby Function



6. RESET FUNCTION

The following two reset methods are available.

- External reset by $\overline{\text{RESET}}$ signal input
- Internal reset by watchdog timer runaway time detection

7. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd operand 1st operand	#byte	A	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte] [HL+B] [HL+C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP			ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL+byte] [HL+B] [HL+C]		MOV											
X													MULU
C													DIVU W

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd operand 1st operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd operand 1st operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd operand 1st operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC BZ, BNZ
Compound instruction					BT, BF BTCLR, DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit	
Power supply voltage	V _{DD}	V _{DD} = AV _{REF}	-0.3 to +6.5	V	
	AV _{REF}				
	AV _{SS}		-0.3 to +0.3	V	
Input voltage	V _{I1}	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, CRXD, X1, X2, RESET		-0.3 to V _{DD} + 0.3	V
	V _{I2}	P33	N-ch open drain	-0.3 to +16.0	V
Output voltage	V _O	P00 to P07, P20 to P27, P30 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, CTXD		-0.3 to V _{DD} + 0.3	V
Analog input voltage	V _{AN}	P80 to P87, P90 to P97	Analog input pin	AV _{SS} - 0.3 to AV _{REF} + 0.3 and -0.3 to V _{DD} + 0.3	V
Output current, high	I _{OH}	Per pin for P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70, P73 to P77, P80 to P87, P90 to P97, CRXD		-10	mA
		Total for all pins		-30	mA
Output current, low	I _{OL} ^{Note}	Per pin for P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, CTXD	Peak value	20	mA
			rms value	10	mA
		P33	Peak value	30	mA
			rms value	15	mA
		Total for all pins	Peak value	100	mA
			rms value	60	mA
Operating ambient temperature	T _A			-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C

Note The rms value should be calculated as follows: [rms value] = [Peak value] × √Duty

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Capacitance (T_A = 25°C, V_{DD} = V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{IN}	f = 1 MHz Other than measured pins: 0 V			15	pF
Output capacitance	C _{OUT}	f = 1 MHz Other than measured pins: 0 V			15	pF
Input/output capacitance	C _{IO}	f = 1 MHz Other than measured pins: 0 V			15	pF
		P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97 P33			20	pF

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

System Clock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f _x) ^{Note 1}			8.00		MHz
		Oscillation stabilization time ^{Note 2}				10	ms
Ceramic resonator		Oscillation frequency (f _x) ^{Note 1}			8.00		MHz
		Oscillation stabilization time ^{Note 2}				4	ms

- Notes**
1. Indicates only oscillator characteristics.
 2. Time required to stabilize oscillation after reset or STOP mode release.

Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V_{SS1}.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P21, P23, P25, P27, P31, P34, P40 to P47, P64 to P67, P73, P80 to P87, P90 to P97		0.7V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P07, P20, P22, P24, P26, P30, P32, P35, P36, P70 to P72, P74 to P77, CRXD, RESET		0.8V _{DD}		V _{DD}	V
	V _{IH3}	P50 to P57		2.3		V _{DD}	V
	V _{IH4}	P33	N-ch open drain	0.7V _{DD}		15.0	V
Input voltage, low	V _{IL1}	P21, P23, P25, P27, P31, P34, P40 to P47, P64 to P67, P73, P80 to P87, P90 to P97		0		0.3V _{DD}	V
	V _{IL2}	P00 to P07, P20, P22, P24, P26, P30, P32, P35, P36, P70 to P72, P74 to P77, CRXD, RESET		0		0.2V _{DD}	V
	V _{IL3}	P50 to P57		0		0.75	V
	V _{IL4}	P33	N-ch open drain	0		0.3V _{DD}	V
Output voltage, high	V _{OH1}	I _{OH} = -1 mA	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70, P73 to P77, P80 to P87, P90 to P97, CTXD	V _{DD} - 1.0		V _{DD}	V
	V _{OH2}	I _{OH} = -100 μA		V _{DD} - 0.5		V _{DD}	V
Output voltage, low	V _{OL1}	I _{OL} = 15 mA	P33		0.4	2.0	V
	V _{OL2}	I _{OL} = 1.6 mA	P71, P72			0.4	V
	V _{OL3}	I _{OL} = 1 mA	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70, P73 to P77, P80 to P87, P90 to P97, CTXD			1.0	V
	V _{OL4}	I _{OL} = 100 μA				0.5	V
Input leakage current, high	I _{LIH1}	V _{IN} = V _{DD}	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, CRXD, RESET			3	μA
	I _{LIH2}		X1			20	μA
	I _{LIH3}	V _{IN} = 15 V	P33			80	μA
Input leakage current, low	I _{LIL1}	V _{IN} = 0 V	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P80 to P87, P90 to P97, CRXD, RESET			-3	μA
	I _{LIL2}		X1			-20	μA
	I _{LIL3}		P33 (except executing input instruction ^{Note})			-3	μA

Note During input instruction execution, a low-level input leakage current of -200 μA (MAX.) flows only for 1 clock (without wait).

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output leakage current, high	I _{LOH}	V _{OUT} = V _{DD}	P00 to P07, P20 to P27, P30 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, CTXD			3	μA
Output leakage current, low	I _{LOL}	V _{OUT} = 0 V	P00 to P07, P20 to P27, P30 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, CTXD			-3	μA
Software pull-up resistor	R ₁	V _{IN} = 0 V	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70, P73 to P77	15	30	90	kΩ
Power supply current ^{Note 1}	I _{DD1}	8.00-MHz crystal oscillation operating mode			4.0	8.0	mA
	I _{DD2}	8.00-MHz crystal oscillation HALT mode (DCAN operating) ^{Note 2}			1.25	2.5	mA
	I _{DD3}	8.00-MHz crystal oscillation HALT mode (DCAN sleep mode) ^{Note 2}			350	700	μA
	I _{DD4}	STOP mode			1.5	30	μA

Notes 1. Refers to the current flowing to the V_{DD1} pin. The current flowing to the A/D converter and on-chip pull-up resistor is not included.

2. Low-speed mode operation (when processor clock control register (PCC) is set to 04H). The current for peripheral circuit operation is not included.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.


AC Characteristics

(1) Basic operation (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time (Min. instruction execution time)	T _{CY}	Operating with system clock (f _x = 8.00 MHz)	0.250		4.00	μs
TI000, TI010, TI001, TI011 input high-/low-level width	t _{TIH0} t _{TIL0}		4/f _{sam} + 0.25 ^{Note}			μs
TI50, TI51, TI52 input frequency	f _{TI5}				2	MHz
TI50, TI51, TI52 input high-/low-level width	t _{TIH5} t _{TIL5}		200			ns
Interrupt request input high-/low-level width	t _{INTH} t _{INTL}	INTP0 to INTP7, P40 to P47	10			μs
RESET low-level width	t _{RSL}		10			μs

Note Selection of f_{sam} = f_x/2, f_x/4, f_x/64 is possible with bits 0 and 1 (PRM0n0, PRM0n1) of prescaler mode register 0n (PRM0n). However, if the TI00n valid edge is selected as the count clock, the value becomes f_{sam} = f_x/8 (n = 0, 1).

T_{CY} vs V_{DD} (At system clock operation)



(2) Serial interface (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

(a) 3-wire serial I/O mode ($\overline{\text{SCK30}}$... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK30}}$ cycle time	t _{KCY1}		1.9			μs
$\overline{\text{SCK30}}$ high-/low-level width	t _{KH1} t _{KL1}		t _{KCY1} / 2 – 50			ns
SI30 setup time (to $\overline{\text{SCK30}}\uparrow$)	t _{SIK1}		100			ns
SI30 hold time (from $\overline{\text{SCK30}}\uparrow$)	t _{KSH1}		400			ns
SO30 output delay time from $\overline{\text{SCK30}}\downarrow$	t _{KSO1}	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the $\overline{\text{SCK30}}$ and SO30 output lines.

(b) 3-wire serial I/O mode ($\overline{\text{SCK30}}$... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK30}}$ cycle time	t _{KCY2}		800			ns
$\overline{\text{SCK30}}$ high-/low-level width	t _{KH2} t _{KL2}		400			ns
SI30 setup time (to $\overline{\text{SCK30}}\uparrow$)	t _{SIK2}		100			ns
SI30 hold time (from $\overline{\text{SCK30}}\uparrow$)	t _{KSI2}		400			ns
SO30 output delay time from $\overline{\text{SCK30}}\downarrow$	t _{KSO2}	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the SO30 output line.

(c) 3-wire serial I/O mode (SCK31 ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK31 cycle time	t _{KCY3}		1.9			μs
SCK31 high-/low-level width	t _{KH3} t _{KL3}		t _{KCY1} / 2 – 50			ns
SI31 setup time (to SCK31↑)	t _{SIK3}		100			ns
SI31 hold time (from SCK31↑)	t _{KSI3}		400			ns
SO31 output delay time from SCK31↓	t _{KSO3}	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the SCK31 and SO31 output lines.

(d) 3-wire serial I/O mode (SCK31 ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK31 cycle time	t _{KCY4}		800			ns
SCK31 high-/low-level width	t _{KH4} t _{KL4}		400			ns
SI31 setup time (to SCK31↑)	t _{SIK4}		100			ns
SI31 hold time (from SCK31↑)	t _{KSI4}		400			ns
SO31 output delay time from SCK31↓	t _{KSO4}	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the SO31 output line.

(e) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					62500	bps

(f) UART mode (External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK0 cycle time	t _{KCY3}		800			ns
ASCK0 high-/low-level width	t _{KH3} , t _{KL3}		400			ns
Transfer rate					78125	bps

(g) I²C bus mode

Parameter	Symbol	Standard Mode		High-speed Mode		Unit
		MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	f _{SCL}	0	100	0	400	kHz
Bus free time (between stop and start conditions)	t _{BUF}	4.7	–	1.3	–	μs
Hold time ^{Note 1}	t _{HD:STA}	4.0	–	0.6	–	μs
SCL0 clock low-level width	t _{LOW}	4.7	–	1.3	–	μs
SCL0 clock high-level width	t _{HIGH}	4.0	–	0.6	–	μs
Start/restart condition setup time	t _{SU:STA}	4.7	–	0.6	–	μs
Data hold time	CBUS compatible master	t _{HD:DAT}	5.0	–	–	μs
	I ² C bus	t _{HD:DAT}	0 ^{Note 2}	–	0 ^{Note 2}	0.9 ^{Note 3}
Data setup time	t _{SU:DAT}	250	–	100 ^{Note 4}	–	ns
SDA0 and SCL0 signal rise time	t _R	–	1000	–	300	ns
SDA0 and SCL0 signal fall time	t _F	–	300	–	300	ns
Stop condition setup time	t _{SU:STO}	4.0	–	0.6	–	μs
Spike pulse width controlled by input filter	t _{SP}	–	–	0	50	ns
Capacitive load of each bus line	C _b	–	400	–	400	pF

Notes 1. On start condition, the first clock pulse is generated after this period.

2. To fulfill undefined area of the SCL0 falling edge, it is necessary for the device to provide internally SDA0 signal (on V_{IHmin.} of SCL0 signal) with at least 300 ns of hold time.

3. If the device does not extend the SCL0 signal low hold time (t_{LOW}), only maximum data hold time t_{HD:DAT} needs to be fulfilled.

4. The high-speed mode I²C bus is available in the standard mode I²C bus system. At this time, the conditions described below must be satisfied.


- If the device does not extend the SCL0 signal low state hold time

$$t_{SU:DAT} \geq 250 \text{ ns}$$


- If the device extends the SCL0 signal low state hold time

Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (t_{Rmax.} + t_{SU:DAT} = 1000 + 250 = 1250 ns by standard mode I²C bus specification).



AC Timing Test Points (excluding X1 input)



Clock Timing



TI Timing



DCAN Controller Characteristics (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		f _x = 8.00 MHz			500	kbps

A/D Converter Characteristics (T_A = -40 to +85°C, V_{DD} = AV_{REF} = 3.5 to 5.5 V, V_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error ^{Note}					±0.6	%FSR
Conversion time	t _{CONV}		14		100	μs
Analog input voltage	V _{IAN}		AV _{SS}		AV _{REF}	V
AV _{REF} resistance	R _{AIREF}		T.B.D	28	T.B.D	kΩ


Note Excludes quantization error (±0.2%). It is indicated as a ratio to the full-scale value.

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V _{DDDR}		2.0		5.5	V
Data retention power supply current	I _{DDDR}	V _{DDDR} = 2.0 V		0.1	10	μA
Release signal set time	t _{SREL}		0			μs
Oscillation stabilization wait time	t _{WAIT}	Release by $\overline{\text{RESET}}$		2 ¹⁷ /f _x		s
		Release by interrupt request		Note		s

Note Selection of 2¹²/f_x, 2¹⁴/f_x, 2¹⁹/f_x, and 2²¹/f_x is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).


Data Retention Timing (STOP mode release by $\overline{\text{RESET}}$)




Data Retention Timing (Standby release signal: STOP mode release by interrupt request signal)



Interrupt Request Input Timing




$\overline{\text{RESET}}$ Input Timing



9. PACKAGE DRAWING

80-PIN PLASTIC QFP (14x14)



NOTE
 Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20±0.20
B	14.00±0.20
C	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
H	0.32±0.06
I	0.13
J	0.65 (T.P.)
K	1.60±0.20
L	0.80±0.20
M	0.17 ^{+0.03} _{-0.07}
N	0.10
P	1.40±0.10
Q	0.125±0.075
R	3° ^{+7°} _{-3°}
S	1.70 MAX.

P80GC-65-8BT-1

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μPD780703AY Subseries. Also refer to **(6) Cautions on Using Development Tools**.

(1) Software Package

SP78K0	Software Package common to 78K/0 Series
--------	---

(2) Language Processing Software

RA78K0	Assembler package common to 78K/0 Series
CC78K0	C compiler package common to 78K/0 Series
DF780703Y	Device file for μPD780703AY Subseries
CC78K0-L	C compiler library source file common to 78K/0 Series

(3) Flash Memory Writing Tools

Flashpro III (Part No. FL-PR3, PG-FP3), Flashpro IV (Part No. FL-PR4, PG-FP4),	Dedicated flash programmer for microcomputers incorporating flash memory
FA-80GC	Adapter for flash memory writing used with connected to Flashpro III. 80-pin plastic QFP (GC-8BT type).

(4) Debugging Tools

IE-78K0-NS(-A)	In-circuit emulator common to 78K/0 Series
IE-78K0-NS-PA	Performance board to enhance/expand functions of IE-78K0-NS
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-70000-98-IF-C	Interface adapter necessary when using PC-9800 series PC (except notebook type) as host machine (C bus supported)
IE-70000-CD-IF-A	PC card and interface cable necessary when using notebook PC as host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter necessary when using IBM PC/AT™ compatible as host machine (ISA bus supported)
IE-70000-PCI-IF-A	Adapter necessary when using personal computer incorporating PCI bus as host machine
IE-780701-NS-EM1	Emulation board to emulate μPD780703AY Subseries
NP-80GC-TQ	Emulation probe for 80-pin plastic QFP (GC-8BT type)
NQPACK080SB	Socket for soldering on the target
YQPACK080SB	Adapter socket for connecting the probe to the NQPACK080SB
HQPACK080SB	Lid socket for connecting the device to the NQPACK080SB
YQSOCKET080SBF	Height adapter between the YQPACK080SB and the probe
ID78K0-NS	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF780703Y	Device file for μPD780703AY Subseries

(5) Real-time OS

RX78K0	Real-time OS for 78K/0 Series
--------	-------------------------------

(6) Cautions on Using Development Tools

- The ID78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780703Y.
- The CC78K0 and RX78K0 are used in combination with the RA78K0 and DF780703Y.
- The FL-PR3, FL-PR4, FA-80GC, and NP-80GC-TQ are products made by Naitou Densai Machidaseisakusho Co., Ltd. (TEL +81-45-475-4191).
- For third party development tools, see the **Single-Chip Microcontroller Development Tool Selection Guide (U11069E)**.
- The host machine and OS suitable for each software are as follows:

Host Machine [OS] Software	PC	EWS
	PC-9800 series [Japanese Windows™] IBM PC/AT and compatibles [Japanese/English Windows]	HP9000 series 700™ [HP-UX™] SPARCstation™ [SunOS™, Solaris™]
RA78K0	√ ^{Note}	√
CC78K0	√ ^{Note}	√
ID78K0-NS	√	—
ID78K0	√	—
SM78K0	√	—
RX78K0	√ ^{Note}	√

Note DOS-based software

APPENDIX B. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

• **Documents Related to Devices**

Document Name	Document No.
μPD780703Y Subseries User's Manual	U15568E
μPD780703AY, 780703AY(A) Data Sheet	This document
μPD78F0703AY, 78F0703AY(A) Data Sheet	U16540E
78K/0 Series User's Manual Instructions	U12326E

• **Documents Related to Development Software Tools (User's Manuals)**

Document Name	Document No.	
RA78K0 Assembler Package	Operation	U14445E
	Language	U14446E
	Structured Assembly Language	U11789E
CC78K0 C Compiler	Operation	U14297E
	Language	U14298E
SM78K0S, SM78K0 System Simulator Ver. 2.10 or Later	Operation (Windows Based)	U14611E
SM78K Series System Simulator Ver. 2.10 or Later	External Part User Open Interface Specifications	U15006E
ID78K Series Integrated Debugger Ver. 2.30 or Later	Operation (Windows Based)	U15185E
RX78K0 Real-Time OS	Fundamentals	U11537E
	Installation	U11536E
Project Manager Ver. 3.12 or Later (Windows Based)		U14610E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

• Documents Related to Development Hardware Tools (User's Manuals)

Document Name	Document No.
IE-78K0-NS In-Circuit Emulator	U13731E
IE-78K0-NS-A In-Circuit Emulator	U14889E
IE-78K0-NS-PA Performance Board	U16109E
IE-780701-NS-EM1	To be prepared

• Documents Related to Flash Memory Writing

Document Name	Document No.
PG-FP3 Flash Memory Programmer	U13502E
PG-FP4 Flash Memory Programmer	U15260E

• Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769X
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC Electronics I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

FIP and IEBus are trademarks of NEC Electronics Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics America, Inc. (U.S.)

Santa Clara, California
 Tel: 408-588-6000
 800-366-9782
 Fax: 408-588-6130
 800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany
 Tel: 0211-65 03 01
 Fax: 0211-65 03 327

• **Sucursal en España**

Madrid, Spain
 Tel: 091-504 27 87
 Fax: 091-504 28 60

• **Succursale Française**

Vélizy-Villacoublay, France
 Tel: 01-30-67 58 00
 Fax: 01-30-67 58 99

• **Filiale Italiana**

Milano, Italy
 Tel: 02-66 75 41
 Fax: 02-66 75 42 99

• **Branch The Netherlands**

Eindhoven, The Netherlands
 Tel: 040-244 58 45
 Fax: 040-244 45 80

• **Tyskland Filial**

Taeby, Sweden
 Tel: 08-63 80 820
 Fax: 08-63 80 388

• **United Kingdom Branch**

Milton Keynes, UK
 Tel: 01908-691-133
 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong
 Tel: 2886-9318
 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
 Seoul, Korea
 Tel: 02-528-0303
 Fax: 02-528-4411

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China
 Tel: 021-6841-1138
 Fax: 021-6841-1137

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
 Tel: 02-2719-2377
 Fax: 02-2719-5951

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore
 Tel: 6253-8311
 Fax: 6250-3583

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

• **The information in this document is current as of December, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**

- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).